您当前的位置：
首页 >
文章列表页 >
Design of heterogeneous FPGA hardware accelerator based on CNN
Circuit Design | 更新时间：2025-03-06

    • Design of heterogeneous FPGA hardware accelerator based on CNN

    • “In the field of hardware design, experts have proposed a heterogeneous embedded system design based on SoC, which effectively improves the power efficiency of CNN networks and provides a new solution for energy-efficient hardware design.”
    • Chinese Journal of Liquid Crystals and Displays   Vol. 40, Issue 3, Pages: 448-456(2025)

    • DOI：10.37188/CJLCD.2024-0198    

      CLC： TP391;TP311
    • CSTR：32172.14.CJLCD.2024-0198    

    • Received：12 July 2024，

      Revised：20 July 2024，

      Published：05 March 2025

    移动端阅览

  • JI Haolin, XU Wei, PIAO Yongjie, et al. Design of heterogeneous FPGA hardware accelerator based on CNN[J]. Chinese journal of liquid crystals and displays, 2025, 40(3): 448-456. DOI： 10.37188/CJLCD.2024-0198. CSTR： 32172.14.CJLCD.2024-0198.

  •  
  •  

0

Views

356

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Hardware acceleration design and implementation of color interpolation algorithm based on HLS
Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA
Lightweight image super-resolution combining residual learning and layer attention
Remote sensing image change detection based on CNN-Transformer structure

Related Author

JI Haolin
XU Wei
PIAO Yongjie
WU Xiaobin
GAO Tan
Xiao-ying PAN
Chen-chen LI
Hao WANG

Related Institution

Changchun Institute of Optics，Fine Mechanics and Physice，Chinese Academy of Sciences
School of Computer Science and Technology, Xi'an University of Posts and Telecommunications
ULAB Co., Ltd.
School of Microelectronics， Shanghai University
Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University
0