
浏览全部资源
扫码关注微信
1.电子科技大学 中山学院, 广东 中山 528402
2.电子科技大学 计算机科学与工程学院, 四川 成都 610054
3.华南理工大学 电子与信息学院, 广东 广州 510640
[ "胡云峰(1982-), 男, 湖南岳阳人, 博士研究生, 讲师, 主要从事模数混合电路方面的研究。E-mail:shanhuyf@163.com" ]
收稿日期:2017-02-13,
录用日期:2017-5-13,
纸质出版日期:2017-08-05
移动端阅览
胡云峰, 邓春健, 李斌. 用于触摸屏控制电路的低功耗模数转换器设计[J]. 液晶与显示, 2017,32(8):622-627.
Yun-feng HU, Chun-jian DENG, Bin LI. Design of low power analog-to-digital converter for the control circuit of touch screen[J]. Chinese journal of liquid crystals and displays, 2017, 32(8): 622-627.
胡云峰, 邓春健, 李斌. 用于触摸屏控制电路的低功耗模数转换器设计[J]. 液晶与显示, 2017,32(8):622-627. DOI: 10.3788/YJYXS20173208.0622.
Yun-feng HU, Chun-jian DENG, Bin LI. Design of low power analog-to-digital converter for the control circuit of touch screen[J]. Chinese journal of liquid crystals and displays, 2017, 32(8): 622-627. DOI: 10.3788/YJYXS20173208.0622.
为了降低触摸屏控制电路的功耗,本文提出了一种低功耗逐次逼近型模数转换器(SAR ADC)。对该SAR ADC所采用的电容阵列数模转换器(DAC)、比较器和逐次逼近寄存器等进行了研究与设计。首先,基于两级并串耦合电容设计电容阵列DAC结构,并设计配套的参考电平转换方案。接着,设计两级全动态比较器,并分析比较器的工作原理。然后,基于动态逻辑设计低功耗低误码逐次逼近寄存器。最后,基于180 nm CMOS工艺,在1 V电源电压,200 kHz采样频率和96.243 kHz输入频率条件下对SAR ADC进行了仿真。仿真结果表明:积分非线性误差(INL)和微分非线性误差(DNL)分别为0.222/-0.203 LSB和0.231/-0.184 LSB,无杂散动态范围(SFDR)为76.56 dB,信噪失真比(SNDR)为61.50 dB,有效位(ENOB)为9.92位,功耗为0.464
μ
W,品质因素(FOM)值为2.4 fJ/Conv.-step。本文设计的低功耗SAR ADC满足触摸屏控制电路应用要求。
In order to reduce the power consumption of the touch screen control circuit
a low power successive approximation analog-to-digital converter (SAR ADC) was proposed. The capacitor array digital-to-analog converter (DAC)
comparator and successive approximation register were studied and designed. Firstly
based on two-stage parallel-series capacitor
the capacitor array DAC and reference voltage switching scheme is designed. Next
two-stage fully dynamic comparator is designed and the principle is analyzed. Then
based on the dynamic logic
successive approximation register with low power and low error code is designed. Finally
the ADC was implemented in 180 nm CMOS technology 1 V power supply and simulated at the input frequency
F
in
=96.243 kHz and sampling frequency
F
s
=200 kHz. The Simulation result indicates that values of Integral Non-Linearity(INL) and Differential Non-Linearity(DNL) are 0.222/-0.203 LSB and 0.231/-0.184 LSB respectively. Spurious Free Dynamic Range(SFDR) is 76.56 dB
Signal to Noise and Distortion Ratio is 61.50 dB
Effective Number of Bits(ENOB) is 9.92 bits. The power dissipation is only about 0.464 μW
figure of merit (FOM) is equal to 2.4 fJ/Conv.-step. In conclusion
the low power SAR ADC proposed in this paper meets the application requirement of touch screen control circuit.
董国亚, 赵翔, 张燕, 等.便携式上转换荧光试纸条检测仪的研制[J].光学精密工程, 2017, 25(3):584-590.
DONG G Y, ZHAO X, ZHANG Y, et al . Development of portable up-conversion photoluminescence strip detector[J]. Optics and Precision Engineering , 2017, 25(3):584-590. (in Chinese)
HWANG T H, CUI W H, YANG I S, et al . A highly area-efficient controller for capacitive touch screen panel systems[J]. IEEE Transactions on Consumer Electronics , 2010, 56(2):1115-1122.
TONG X Y, YANG Y T, ZHU Z M, et al . A 10-bit 200-kS/s SAR ADC IP core for a touch screen SoC[J]. Journal of Semiconductors , 2010, 31(10):105009.
李博, 魏廷存, 魏晓敏.采用稀疏读出策略的电容触摸屏前端IC设计[J].液晶与显示, 2017, 32(1):23-28.
LI B, WEI T C, WEI X M. Design of analog front-end IC for capacitive touch screen using sparse readout strategy[J]. Chinese Journal of Liquid Crystals and Displays , 2017, 32(1):23-28. (in Chinese)
贾华宇, 刘丽, 张建国.流水线模拟数字转换器的权重误差校准[J].光学精密工程, 2014, 22(11):3114-3121.
JIA H Y, LIU L, ZHANG J G. Calibration of weight-error for pipelined ADCs[J]. Optics and Precision Engineering , 2014, 22(11):3114-3121. (in Chinese)
LIN J Y, HSIEH CC. A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS[J]. IEEE Transactions on Circuits and Systems Ⅰ : Regular Papers , 2015, 62(1):70-79.
LEE H, PARK S, LIM C, et al . A 100-nW 9.1-ENOB 20-kS/s SAR ADC for portable pulse oximeter[J]. IEEE Transactions on Circuits and Systems Ⅱ : Express Briefs , 2015, 62(4):357-361.
CHUNG Y H, WU M H, LI H S. A 12-bit 8.47-fJ/conversion-step capacitor-swapping SAR ADC in 110-nm CMOS[J]. IEEE Transactions on Circuits and Systems Ⅰ : Regular Papers , 2015, 62(1):10-18.
LIU CC, CHANG S J, HUANG G Y, et al . A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure[J]. IEEE Journal of Solid-State Circuits , 2010, 45(4):731-740.
ZHU Y, CHAN C H, CHIO U F, et al . A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS[J]. IEEE Journal of Solid-State Circuits , 2010, 45(6):1111-1121.
HARPE P, CANTATORE E, VAN ROERMUND A. A 10b/12b 40kS/s SAR ADC with data-driven noise reduction Achieving up to 10.1b ENOB at 2.2 fJ/conversion-step[J]. IEEE Journal of Solid-State Circuits , 2013, 48(12):3011-3018.
ZHU Z M, XIAO Y, WANG W T, et al . A 0.6 V 100 KS/s 8-10 b resolution configurable SAR ADC in 0.18 μm CMOS[J]. Analog Integrated Circuits and Signal Processing , 2013, 75(2):335-342.
0
浏览量
30
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621