. Chang Mutien,Huang Po-Tsang,Wei H W.A 65 nm low power 2T1D embeeded DRAM with leakage current reduction [J]. IEEE International SOC Conference,2007,26-29:207-210.

. Segawa Yuuichi. Refresh circuit for DRAM with three-transistor type memory cells:US,5812476 .1998-09-22.

. Bruce Jacob, Spencer W Ng, Wang David T. Memory Systems Cache DRAM Disk [M].US: Elsevier Inc,2008.

. Lazar P S.DRAM with total self refresh and control:US,6741515 .2004-05-25.

. Anadn D, Coivno J, Dreibelbis J. A 1.0 GHz multi-banked embedded DRAM in 65 nm CMOS featuring concurrent refresh and hierarchical BIST [J]. IEEE Custom Integrated Circuits Conference,2007,16-19:795-798.

. Karandikar A, Parhi K K. Low power SRAM design using hierarchical divided bit-line approach //International Conference on Computer Design, Austin: IEEE, 1998:82-89.

. Kaku M, Iwai H, Nagai T. An 833MHz pseudo-two-port embedded DRAM for graphics applications [J]. IEEE International Solid-State Circuits Conference,2008,(3-7):276-613.

. 梁茂,魏廷存,魏晓敏,等.单片集成TFT-LCD驱动芯片内置SRAM验证技术研究[J]. 液晶与显示 , 2008,23(1):91-95.

. 张锋,周玉梅,黄令仪.一种用于SRAM的快速仿真模型 [J]. 半导体学报 ,2005,26(6):1264-1268.