基于FPGA的BiSS-C协议编码器接口技术研究及解码实现

王希远; 成荣; 朱煜; 孙贤

doi:10.3788/YJYXS20163104.0386

您当前的位置：

首页 >

文章列表页 >

基于FPGA的BiSS-C协议编码器接口技术研究及解码实现

驱动与控制 | 更新时间：2020-08-12

- 基于FPGA的BiSS-C协议编码器接口技术研究及解码实现
- Research and realization of BiSS-C protocol encoder interface based on FPGA
- 液晶与显示 2016年31卷第4期页码：386-391
- 作者机构：
  
  清华大学机械工程系北京,100084
- 作者简介：
- 基金信息：
  
  国家自然科学基金(No.51475261)()
- DOI：10.3788/YJYXS20163104.0386
  中图分类号： TP212.9
- 收稿日期：2015-09-30，
  
  修回日期：2015-12-25，
  
  纸质出版日期：2016-04-05
- 稿件说明：
移动端阅览
王希远, 成荣, 朱煜等. 基于FPGA的BiSS-C协议编码器接口技术研究及解码实现[J]. 液晶与显示, 2016,31(4): 386-391

WANG Xi-yuan, CHENG Rong, ZHU Yu etc. Research and realization of BiSS-C protocol encoder interface based on FPGA[J]. , 2016,31(4): 386-391
王希远, 成荣, 朱煜等. 基于FPGA的BiSS-C协议编码器接口技术研究及解码实现[J]. 液晶与显示, 2016,31(4): 386-391 DOI： 10.3788/YJYXS20163104.0386.

WANG Xi-yuan, CHENG Rong, ZHU Yu etc. Research and realization of BiSS-C protocol encoder interface based on FPGA[J]. , 2016,31(4): 386-391 DOI： 10.3788/YJYXS20163104.0386.

摘要

为了满足光刻机工件台超精密运动控制系统对位移测量的需求

本文提出了基于FPGA的BiSS-C协议解码方法

并针对该方法进行了电路设计以及实验验证。首先

研究了BiSS-C协议内容

就其组网方式和帧格式做了详细的介绍。然后

针对绝对式编码器解码要求

利用FPGA拓展性好、灵活性高等特点

通过状态机

设计了绝对式编码器的数据传输电路

实现了BiSS-C协议的译码功能

并采用CLE-AA容栅尺进行了应用验证。最后

进行了与增量式光栅尺的对比校准实验。实验表明

容栅尺绝对式编码器可实现10 kHz的传输速率

运动误差在5

m之内

其可靠性与准确性满足超精密运动控制系统的粗定位要求。

Abstract

In order to meet the displacement measuring requirement of the lithography machine wafer stageultra-precision motion control system

a BiSS-C protocol decoding method has been proposed

which is based on FPGA. The circuit design and experimental verification are carried out as well. Firstly

the BiSS-C protocol is analyzed and its configuration and data frame are presented in detail. Secondly

because of its characteristics of powerfulness and flexibility

FPGA has been used to realize the decoding function. The circuit to transmit the data of absolute encoderis is designed and applied on the CLE-AA grating-shape capacitive encoder. Finally

a comparison with the relative encoder of grating sensor is carried out. Experimental results indicate that the transmit rate of absolute encoder of the capacitive sensor is up to 10 kHz with the error limiting in 5

m. Its accuracy and reliability can satisfy the requirement of ultra-precision motion control system.

关键词

Keywords

references

王列虎, 皮佑国. 基于BISS协议的编码器接口技术研究及应用[J]. 机床与液压, 2011, 39(8):103-105, 121. WANGL H, PI Y G. The research and application of technique of encoder interface based on BiSS protocol[J]. Machine Tool & Hydraulics, 2011, 39(8):103-105, 121. (in Chinese)

肖鲲, 王莉娜. 基于FPGA的BiSS协议光电编码器通信模块设计[J]. 电子测量技术, 2008, 31(7):188-191. XIAOK, WANG L N. Design of communication module of BiSS protocol electric encoder based on FPGA[J]. Electronic Measurement Technology, 2008, 31(7):188-191. (in Chinese)

商怀昊, 韩基鹏, 肖鹏, 等. 基于BiSS-C协议的编码器的接口技术研究及其在伺服驱动系统中的应用[J]. 工业技术创新, 2014, 1(2):211-215. SHANGH H, HAN J P, XIAO P, et al. The encoder interface technology research based on BiSS-C protocol and its application in the servo drive system[J]. Industrial Technology Innovation, 2014, 1(2):211-215. (in Chinese)

iC-Haus, Inc. BiSS interface[EB/OL].[2015-03-07]. http://ichauschina.com/en/biss.htm.

孙大海, 艾华. 基于FPGA双路EnDat2.2编码器的接口设计[J]. 液晶与显示, 2014, 29(5):745-750. SUND H, AI H. Design of dual-channel EnDat2.2 interface for the encoder based on FPGA[J]. Chinese Journal of Liquid Crystals and Displays, 2014, 29(5):745-750. (in Chinese)

张荣.容栅编码器研究及其应用[D].上海:同济大学, 2007. ZHANG R. The research on the grating-shape capacitive coder and its application[D]. Shanghai:Tongji University, 2007. (in Chinese)

iC-Haus, Inc. BiSS-C-Protocol_c5es[R/OL].[2014-09-17]. http://ichauschina.com/en/downloads/biss_dl.htm.

iC-Haus, Inc. BiSS_C_unidirectional_protocol_A3en[R/OL].[2015-02-23]. http://ichauschina.com.

Kappasense, Ltd. CLE-AA-370_670 with BiSS C interface SDD[R/OL].[2015-01-18]. http://www.kappasense.com/.

魏家明.Verilog编程艺术[M].北京:电子工业出版社, 2014. WEIJ M. The Programming Art of Verilog[M]. Beijing:Publishing House of Electronics Industry, 2014. (in Chinese)

郑亚民, 董晓舟.可编程逻辑器件开发软件QuartusII[M].北京:国防工业出版社, 2006. ZHENGY M, DONG X Z. Development Software of Programmable Logic Device-Quartus II[M]. Beijing:National Defense Industry Press, 2006. (in Chinese)

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

基于FPGA双路EnDat2.2编码器的接口设计

基于CNN的异构FPGA硬件加速器设计

基于FPGA的分段近似双边滤波算法设计与实现

LED显示串行总线数据分发芯片的设计

基于FPGA的多路实时视频处理系统设计