
浏览全部资源
扫码关注微信
1. 中国科学院 长春光学精密机械与物理研究所,吉林 长春,中国,130033
2. 中国科学院大学 北京,中国,100049
收稿日期:2014-05-05,
修回日期:2014-06-11,
纸质出版日期:2015-04-05
移动端阅览
于洪松, 韩广良, 孙海江, 李桂菊, 武治国, 李赓飞. 基于CPCI总线的FPGA+DSP架构通用视频图像处理系统的设计[J]. 液晶与显示, 2015,30(2): 333-339
YU Hong-song, HAN Guang-liang, SUN Hai-jiang, LI Gui-ju, WU Zhi-guo, LI Geng-fei. Design of general-purpose video image process system based on Compact-PCI bus and FPGA + DSP structure[J]. , 2015,30(2): 333-339
于洪松, 韩广良, 孙海江, 李桂菊, 武治国, 李赓飞. 基于CPCI总线的FPGA+DSP架构通用视频图像处理系统的设计[J]. 液晶与显示, 2015,30(2): 333-339 DOI: 10.3788/YJYXS20153002.0333.
YU Hong-song, HAN Guang-liang, SUN Hai-jiang, LI Gui-ju, WU Zhi-guo, LI Geng-fei. Design of general-purpose video image process system based on Compact-PCI bus and FPGA + DSP structure[J]. , 2015,30(2): 333-339 DOI: 10.3788/YJYXS20153002.0333.
为了应对实时视频图像处理复杂的现场环境条件
设计了一种通用视频图像处理系统。该系统便于扩展
可同时应用于多种不同现场环境。FPGA+DSP架构由于同时吸取了具有优秀运算性能的DSP芯片以及具有高实时性的FPGA芯片的优点而在实时图像处理领域中得到了广泛的应用
而Compact-PCI总线由于其与工业控制计算机有标准的接口而具有良好的可扩展性
通过对二者的有机结合设计了基于Compact-PCI总线的FPGA+DSP架构的通用视频图像处理系统。硬件实验表明
系统可对320256~1 0241 024分辨率
8~14 bits
最高帧频100 Hz的视频图像进行实时采集与处理
并通过cPCI总线实现实时控制
取得了良好的效果
表明系统可以应用于红外及可见等复杂环境中
实时性很高
处理效果好
提高了系统的应用范围。为视频信号采集处理提供了一种新的可靠解决方案。
In order to deal with the complicated field environmental conditions that real-time video image process systems have to confront
a general-purpose real-time video image process system is designed
which is extendable and can be applied to multiple field environmental conditions simultaneously. Image process systems based on FPGA+DSP architecture are widely used in the field of image process
because the DSP processor is of high calculating performance and the FPGA is of high real-time performance
while the Compact-PCI bus is extendable because its interface with the computer is already standardized. Combining both advantages
a new general-purpose video image process system is designed based on Compact-PCI bus and FPGA+DSP architecture. Hardware experiments show that
this system can be equal to capturing and processing video images of 320256~1 0241 024 pixels
8~14 bits and maximum frequency of 100 Hz real-timely. Besides
it can also realize real-time control by means of the Compact-PCI bus
of which the result is pretty good. It indicates that this system is capable of dealing with complicated environment
such as infrared and visible scenes. It is real-time and effective. It provides a new possible solution to video image capture and process.
樊博,王延杰,孙宏海,等.FPGA实现高速实时多端口图像处理系统的研究[J]. 液晶与显示, 2013, 28(4):620-625. Fan B, Wang Y J, Sun H H, et al. High speed real-time multiport image processing system realized on FPGA [J]. Chinese Journal of Liquid Crystals and Display, 2013,28(4): 620-625.(in Chinese)[2] 叶有时, 赵保军, 唐林波,等.多目标实时跟踪可编程片上系统的软件优化[J]. 光学精密工程,2011,19(3):681-689. Ye Y S, Zhao B J, Tang L B, et al. Software optimization of multi-target real-time tracking SOPC system[J]. Optics and Precision Engineering, 2011,19(3):681-689. (in Chinese)[3] 王本明,赵前晟,丁海锋,等.基于CPCI总线的通用FPGA信号处理板的设计[J]. 电子科技,2009, 22(10):25-28. Wang B M, Zhao Q S, Ding H F, et al. Design of general FPGA signal processing board based on CPCI bus[J]. Electronic Science and Technology, 2009, 22(10):25-28. (in Chinese)[4] 苏宛新,程灵燕,程飞燕. 基于DSP+FPGA的实时视频信处理系统设计[J]. 液晶与显示,2010,25(1):145-148. Su W X, Cheng L Y, Cheng F Y. Design ofreal-time video signal processing system based on DSP+ FPGA[J]. Chinese Journal of Liquid Crystals and Display, 2010,25(1):1145-148.(in Chinese)[5] 张向阳,程勇策,曲思潼. 基于DSP+FPGA的Camera Link接口相机的图像处理平台设计[J]. 电视技术,2013,37(15):215-219. Zhang X Y, Cheng Y C, Qu S T. Camera withcamera link interface image process platform based on DSP and FPGA[J]. Video Engineering, 2013, 37(15).(in Chinese)[6] 王静轩,尹传历. 基于DSP和FPGA的嵌入式实时图像增强系统[J]. 液晶与显示,2013, 28(3): 459-463. Wang J X,Yin C L. Embedded color image enhancement system based on DSP and FPGA[J]. Chinese Journal of Liquid Crystals and Display, 2013, 28(3): 459-463.(in Chinese)[7] 朱明,鲁剑锋. 基于DSP+FPGA 结构图像处理系统设计与实现[J]. 计算机测量与控制, 2004, 12(9): 866-869. Zhu M, Lu J F. Design andimplementation of digital image processing system based on DSP + FPGA architecture[J]. Computer Measurement and Control, 2004, 12(9): 866-869. (in Chinese)[8] 高杨,刘荣科,胡伟. 基于FPGA+DSP的高清视频图像系统设计与实现[J]. 电子测量技术,2011, 34(1):69-73. Gao Y, Liu R K, Hu W. Design and implementation of high definition video image system based on FPGA+ DSP[J].Electronic Measurement and Technology,2011,34(1):69-73.(in Chinese)[9] 李易难,牛燕雄,杨露. 基于DSP + FPGA视频图像采集处理系统的设计[J]. 电子测量技术,2014, 37(1):58-61. Li Y N, Niu Y X, Yang L. Design ofvideo image sampling and processing system based on DSP and FPGA[J]. Electronic Measurement and Technology, 2014, 37(1):58-61.(in Chinese)[10] PICMG. PICMG 2.0 compact PCI specification[R]. PCI Industrial Computers Manufactures Group, 1999.[11] Texas Instruments. TMS320C6x optimizing C compiler user guide [R]. Texas Instruments Incorporated, 1999.[12] Xilinx Incorporated. Virtex-5 family overview[R]. Xilinx Incorporated, 2009.[13] Micron Technology. Datasheet of MT8HTF3264HY-667[R]. Micron Technology, 2004.[14] AIA.Specifications of the camera link interface standard for digital cameras and frame grabbers[R]. 2004.[15] Analog Devices. Datasheet of ADV7188[R]. Analog Devices, 2007.[16] Xilinx. Interfacing micron DDR2 memory modules to Xilinx Virtex5 FPGAs: A step-by-step guide[R]. Xilinx, 2008.[17] Analog Devices. Datasheet of ADV7175A/7176A[R]. Analog Devices, 2000.[18] PLX Technology. PCI 9656BA data book[R]. PLX Technology, 2003.
0
浏览量
26
下载量
1
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621