

浏览全部资源
扫码关注微信
北京京东方光电科技有限公司, 北京 100176
Received:15 July 2017,
Accepted:03 November 2017,
Published:05 February 2018
移动端阅览
Xin-you JI, Jia-xiang ZHANG, Liang WANG, et al. Effects of array Mura by adjustment of etchant[J]. Chinese journal of liquid crystals and displays, 2018, 33(2): 138-143.
Xin-you JI, Jia-xiang ZHANG, Liang WANG, et al. Effects of array Mura by adjustment of etchant[J]. Chinese journal of liquid crystals and displays, 2018, 33(2): 138-143. DOI: 10.3788/YJYXS20183302.0138.
生产中经常出现常温污渍(Array Mura)不良。针对TFT面板布线细线化及低电阻电极的要求,纯铝工艺迫切需要新型湿法刻蚀液的对应。目前,本文通过对比3种产线中测试的刻蚀液,得出Array Mura的产生主要与纯铝工艺的顶层金属钼的刻蚀后缩进有关,其中测试的刻蚀液C可以有效控制金属钼的缩进至0.1
μ
m以内。控制顶层金属钼缩进的主要原因与刻蚀液C的硝酸浓度和添加剂含量有关,通过控制药液进而控制了刻蚀过程内的电化学反应,最终使得Array Mura得到了有效的改善,后续无相关不良发生。采用刻蚀液C刻蚀后线宽、坡度角等相关刻蚀参数均满足要求,目前已经导入量产使用。
Stainin room temperature (Array Mura) can be found in production. Aiming at the requirements of high precise and low resistance circuit
a new type of wet etching etchant is necessary for the manufacturing in aluminum technology. By comparing three kinds of etchant
we made a conclusion that the shrinkage of Top Mo has played a significant role in the producing of Array Mura. The concentration of nitric acid and other additive can control the process of electrochemical reaction which can drive an obvious improvement in Array Mura by controlling the shrinkage of Top Mo within 0.1
μ
m. The wet etching etchant C have already fitted all the etching parameters including CD bias and profile
and it also be imported into quantity production.
洪飞, 谭莉, 朱棋锋, 等.高性能顶栅结构有机薄膜晶体管[J].液晶与显示, 2012, 27(3):313-317.
HONG F, TAN L, ZHU Q F, et al . High performance organic thin film transistor based on top-gate configuration[J]. Chinese Journal of Liquid Crystals and Displays , 2012, 27(3):313-317. (in Chinese)
李文波, 王刚, 张卓, 等. TFT用掩模版与TFT-LCD阵列工艺[J].半导体技术, 2010, 35(6):522-526, 559.
LI W B, WANG G, ZHANG Z, et al . Mask used for TFT and TFT-LCD array technology[J]. Semiconductor Technology , 2010, 35(6):522-526, 559. (in Chinese)
晏峰, 张自立.高分辨率LCD控制板的设计与实现[J].计算机与数字工程, 2002, 30(4):24-28.
YAN F, ZHANG Z L. Design and implementation of High resolution LCD control board[J]. Computer & Digital Engineering , 2002, 30(4):24-28. (in Chinese)
王泗禹, 康剑.半导体微细加工中的刻蚀设备及工艺[J].微纳电子技术, 2002, 39(11):41-44.
WANG S Y, KANG J. Application and development of etch equipment and process in semiconductor superfine line manufacturing[J]. Micronanoelectronic Technology , 2002, 39(11):41-44. (in Chinese)
刘翔, 薛建设, 周伟峰, 等.改善沉积氮化硅薄膜对FFS-TFT透明电极ITO影响的研究[J].真空科学与技术学报, 2012, 32(1):36-38.
LIU X, XUE J S, ZHOU W F, et al . SiN x buffer layers and transparence improvement of indium-tin-oxide electrode[J]. Chinese Journal of Vacuum Science and Technology , 2012, 32(1):36-38. (in Chinese)
0
Views
73
下载量
0
CSCD
Publicity Resources
Related Articles
Related Author
Related Institution
京公网安备11010802024621