Realization of Ethernet data transmission system on FPGA

Guang-li BEN; Yong-cheng WANG; Dong-dong XU; Jia-ning ZHENG; Zheng WU

doi:10.3788/YJYXS20173208.0607

您当前的位置：

首页 >

文章列表页 >

Realization of Ethernet data transmission system on FPGA

Driver and System | 更新时间：2020-08-12

- Realization of Ethernet data transmission system on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 32, Issue 8, Pages: 607-613(2017)
- 作者机构：
  
  1.中国科学院长春光学精密机械与物理研究所, 吉林长春 130033
  2.电子科技大学通信与信息工程学院, 四川成都 611731
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20173208.0607
  CLC： TN919
- Received：17 March 2017，
  
  Accepted：12 April 2017，
  
  Published：05 August 2017
- 稿件说明：
移动端阅览
Guang-li BEN, Yong-cheng WANG, Dong-dong XU, et al. Realization of Ethernet data transmission system on FPGA[J]. Chinese journal of liquid crystals and displays, 2017, 32(8): 607-613.
DOI：

Guang-li BEN, Yong-cheng WANG, Dong-dong XU, et al. Realization of Ethernet data transmission system on FPGA[J]. Chinese journal of liquid crystals and displays, 2017, 32(8): 607-613. DOI： 10.3788/YJYXS20173208.0607.

摘要

在含有FPGA的数字信号处理电路和控制电路中，为了实现将原始AD采样数据或中间处理结果数据的导出，供后续分析处理使用，从数据传输的稳定性、系统实现的简易性、价格低廉等角度出发，研究设计了基于FPGA TSE IP核的嵌入式百兆以太网数据传输系统。首先，详细分析了以NiosⅡ CPU软核处理器为核心的以太网数传系统的SOPC各模块的硬件设计，主要包括以TES IP核为主的以太网MAC，采用乒乓缓存方式保证数据的连续不间断传输，以及通过接收客户端指令来控制数传的开始和暂停|然后，利用MicroC/OS-Ⅱ嵌入式实时操作系统的多任务方式，基于Niche stack TCP/IP协议栈，完成了系统的软件设计，并给出了软件程序流程|最后，通过传输并接收特定的数据，验证了系统数据传输的速率和准确性。结果表明在传输速率达到51 Mbps时，系统稳定可靠。

Abstract

In digital signal processing or control circuit based on FPGA

in order to export original sampling data or intermediate processing result data for analyzing and processing later

from the view of stabile transmission

easy realization and low cost

a 100 Mbps Embedded Ethernet data transmission system based on FPGA TSE IP core is designed. First

the paper introduces the hardware design thought in SOPC with the main processor NiosⅡ CPU

mainly including the Ethernet MAC designing based on TSE IP core. Uninterrupted data transmission during all transmit time is guaranteed by Pingpang RAM mechanism and a method of controlling data start and stop transmitting is also designed. Then

using MicroC/OS-Ⅱ real-time operating system of multi task mode

and based on Niche stack TCP/IP protocol

the software design of the system is realized. Also

the software program flow chart which details the software work flow of the system is given. Finally

by transferring designated data

a verification method of rate and stability during data transmission is provided. The test result shows that the system is stable and reliable in data transmission when the rate is up to 51 Mbps.

关键词

Keywords

references

于超, 陈光武, 石文静.基于FPGA的信号采集及其频谱显示[J].液晶与显示, 2008, 23(4):499-503.

YU C, CHEN G W, SHI W J. Acquisition of signal and display of spectra based on FPGA[J]. Chinese Journal of Liquid Crystals and Displays , 2008, 23(4):499-503. (in Chinese)

韩红霞, 孙航, 张海波.基于FPGA的视频与通讯数据融合设计[J].液晶与显示, 2015, 30(6):987-991.

HAN H X, SUN H, ZHANG H B. Composition design of communication data and video data based on FPGA[J]. Chinese Journal of Liquid Crystals and Displays , 2015, 30(6):987-991. (in Chinese)

刘存, 周晓波.基于FPGA的嵌入式千兆以太网接口设计[J].光通信技术, 2013, 37(2):56-59.

LIU C, ZHOU X B. Design of gigabit Ethernet interface based on FPGA[J]. Optical Communication Technology , 2013, 37(2):56-59. (in Chinese)

杨新华, 王用玺, 刘欣.基于FPGA的以太网高速数据传输系统的设计[J].仪表技术与传感器, 2013(12):80-83.

YANG X H, WANG Y X, LIU X. Design of Ethernet high-speed data transmission system based on FPGA[J] . Instrument Technique and Sensor , 2013(12):80-83. (in Chinese)

AlteraCorporation. Using the NicheStack TCP/IP stack-nios Ⅱ edition tutorial[R]. San Jose, CA:U.S. Altera Corporation, 2011:2-27.

AlteraCorporation. Triple-speed Ethernet MegaCore function user guide[R]. San Jose, CA:U.S. Altera Corporation, 2012:25-93.

Altera Corporation. SOPC builder user guide[R]. San Jose, CA:U.S. Altera Corporation, 2010:51-67.

Altera Corporation. Quartus Ⅱ handbook version 9.0. volume 5:embedded peripherals[R]. San Jose, CA:U.S. Altera Corporation, 2009:21-263.

Altera Corporation. Nios Ⅱ software developer's handbook[R]. San Jose, CA:U.S. Altera Corporation, 2011:227-250.

Altera Corporation. Avalon interface specifications[R]. San Jose, CA:U.S. Altera Corporation, 2010:11-62.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Adaptive night scene enhancement system design and implementation based on FPGA

Related Author

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

LIU Shiyu

ZHAO Xiadong

WEN Pan

Related Institution

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰