Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress

Meng ZHANG; Zhi-he XIA; Wei ZHOU; Rong-sheng CHEN; Man WONG; Hoi-Sing KWOK

doi:10.3788/YJYXS20173202.0091

您当前的位置：

首页 >

文章列表页 >

Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress

Materialand Device | 更新时间：2020-07-07

- Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress
- Chinese Journal of Liquid Crystals and Displays Vol. 32, Issue 2, Pages: 91-96(2017)
- 作者机构：
  
  香港科技大学先进显示与光电子技术国家重点实验室, 香港
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20173202.0091
  CLC： TP394.1
- Received：19 September 2016，
  
  Accepted：10 November 2016，
  
  Published：05 February 2017
- 稿件说明：
移动端阅览
Meng ZHANG, Zhi-he XIA, Wei ZHOU, et al. Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress[J]. Chinese journal of liquid crystals and displays, 2017, 32(2): 91-96.
DOI：

Meng ZHANG, Zhi-he XIA, Wei ZHOU, et al. Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress[J]. Chinese journal of liquid crystals and displays, 2017, 32(2): 91-96. DOI： 10.3788/YJYXS20173202.0091.

摘要

本文主要研究了搭桥晶粒（BG）多晶硅薄膜晶体管（TFT）在栅交流电应力下的退化行为和退化机制。在栅交流应力下，动态热载流子效应主导了器件的退化。器件退化只与栅脉冲下降沿有关。越快的下降沿带来越大的动态热载流子退化。比起普通多晶硅TFT，BG多晶硅TFT的热载流子退化大幅度减弱。通过选择性的掺杂注入BG线，沟道中形成的PN结在反向偏置时可以有效分担栅交流电应力带来的电压差，从而减弱动态热载子退化。辅以瞬态模拟结果，栅交流电应力下的退化机制被阐明。所有的测试结果都表明这种高性能高可靠性的BG多晶硅TFT在片上系统应用中具有很大的应用前景。

Abstract

Degradation behavior and degradation mechanism of bridged-grain (BG) polycrystalline silicon thin film transistors (TFTs) under AC gate bias stress are studied and investigated. It is found that dynamic hot carrier (HC) effect dominates the device degradation. The degradation is only related to gate pulse falling time (

). Faster

brings larger dynamic HC degradation. Compared with normal poly-Si TFTs

the dynamic HC degradation of BG poly-Si TFTs under the same stress is greatly reduced. By selectively doping the active channel

the multiple PN junctions inherent can effectively share the voltage drop

resulting in better dynamic HC reliability. Based on transient simulations

the related degradation mechanism is clarified. All test results indicate that such high-performance and highly reliable BG poly-Si TFTs have great potential in system-on-panel applications.

关键词

Keywords

references

ZHANG M, ZHOU W, CHEN R S, et al. A simple method to grow thermal SiO 2 interlayer for high-performance SPC poly-Si TFTs using Al 2 O 3 gate dielectric[J]. IEEE Electron Device Lett., 2014, 35(5):548-550.

ZHAO S Y, MENG Z G, ZHOU W, et al. Bridged-grain polycrystalline silicon thin-film transistors[J]. IEEE Trans. Electron Devices, 2013, 60(6):1965-1970.

ZHOU W, MENG Z G, ZHAO S Y, et al. Bridged-grain solid-phase-crystallized polycrystalline-silicon thin-film transistors[J]. IEEE Electron Device Lett., 2012, 33(10):1414-1416.

ZHANG M, ZHOU W, CHEN R S, et al. High-performance polycrystalline silicon thin-film transistors integrating sputtered aluminum-oxide gate dielectric with bridged-grain active channel[J]. Semicond. Sci. Technol., 2013, 28(11):115003.

ZHOU W, ZHAO S Y, CHEN R S, et al. Study of the characteristics of solid phase crystallized bridged-grain poly-Si TFTs[J]. IEEE Trans. Electron Devices, 2014, 61(5):1410-1416.

ZHOU W, HO J Y L, ZHAO S Y, et al. Fabrication of bridged-grain polycrystalline silicon thin film transistors by nanoimprint lithography[J]. Thin Solid Films, 2013, 534:636-639.

ZHANG M, ZHOU W, CHEN R S, et al. Characterization of DC-stress-induced degradation in bridged-grain polycrystalline silicon thin-film transistors[J]. IEEE Trans. Electron Devices, 2014, 61(9):3206-3212.

张猛, 夏之荷, 周玮, 等.搭桥晶粒多晶硅薄膜晶体管直流电应力下的退化行为与退化机制研究[J].液晶与显示, 2015, 30(2):187-193. ZHANG M, XIA Z H, ZHOU W, et al. Degradation behaviors and degradation mechanisms of bridged-grain polycrystalline silicon thin film transistors under DC bias stresses[J]. Chin. J. Liq. Cryst. Disp., 2015, 30(2):187-193. (in Chinese)

ZHANG M, WONG M X, LU X W, et al. Analysis of degradation mechanisms in low-temperature polycrystalline silicon thin-film transistors under dynamic drain stress[J]. IEEE Trans. Electron Devices, 2012, 59(6):1730-1737.

CHANG K M, CHUNG Y H, LIN G M, et al. Enhanced degradation in polycrystalline silicon thin-film transistors under dynamic hot-carrier stress[J]. IEEE Electron Device Lett., 2001, 22(10):475-477.

ZHANG M, XIA Z H, ZHOU W, et al. Significant reduction of dynamic negative bias stress-induced degradation in bridged-grain poly-Si TFTs[J]. IEEE Electron Device Lett., 2015, 36(2):141-143.

TAI Y H, HUANG S C, CHEN C K. Analysis of poly-Si TFT degradation under gate pulse stress using the slicing model[J]. IEEE Electron Device Lett., 2006, 27(12):981-983.

LIU P T, LU H Y, CHEN Y C, et al. Degradation of laser-crystallized laterally grown poly-Si TFT under dynamic stress[J]. IEEE Electron Device Lett., 2007, 28(5):401-403.

URAOKA Y, HATAYAMA T, FUYUKI T, et al. Reliability of low temperature poly-silicon TFTs under inverter operation[J]. IEEE Trans. Electron Devices, 2001, 48(10):2370-2374.

MOON K C, LEE J H, HAN M K. The study of hot-carrier stress on poly-Si TFT employing C-V measurement[J]. IEEE Trans. Electron Devices, 2005, 52(4):512-517.

XUE M, WANG M X, ZHU Z, et al. Degradation behaviors of metal-induced laterally crystallized n-type polycrystalline silicon thin-film transistors under DC bias stresses[J]. IEEE Trans. Electron Devices, 2007, 54(2):225-232.

SIMMONS J G, TAYLOR G W. Nonequilibrium steady-state statistics and associated effects for insulators and semiconductors containing an arbitrary distribution of traps[J]. Phys. Rev. B, 1971, 4(2):502-511.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses

Bridged-Grain Polycrystalline Silicon Thin-Film Transistors

Influence of ambient humidity on the stability of negative bias illumination for amorphous indium gallium zinc oxide thin film transistors

Amorphous InGaZnO Thin Film Transistors with Different Transparent Electrodes

Related Author

KWOK Hoi-sing

WONG Man

CHEN Rong-sheng

ZHOU Wei

XIA Zhi-he

ZHANG Meng

WONG Man

CHOW Thomas

Related Institution

State Key Laboratory on Advanced Displays and Optoelectronics Technologies, Hong Kong University of Science and Technology

Center for Display Research, Hong Kong University of Science and Technology, Hong Kong, China

Sinodisplay Technology Co., Ltd, Foshan 528225, China

Department of Electronic Engineering, Shanghai Jiao Tong University

Department of Electronic Engineering and National Engineering Lab for TFT-LCD Materials and Technologies, Shanghai Jiao Tong University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰