Method for high accuracy time keeping based on FPGA

WANG Jun; WANG Lei; ZHANG Fu-di; HE Xin; CAO Yong-gang

doi:10.3788/YJYXS20153006.1052

您当前的位置：

首页 >

文章列表页 >

Method for high accuracy time keeping based on FPGA

Measurement Technology | 更新时间：2020-08-12

- Method for high accuracy time keeping based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 6, Pages: 1052-1056(2015)
- 作者机构：
  
  1. 苏州科技学院, 江苏苏州 215009
  2. 中国科学院长春光学精密机械与物理研究所, 吉林长春 130033
  3. 中国人民解放军 63861部队, 吉林白城 137001
- 作者简介：
- 基金信息：
  
  Supported by National Nature Science Foundation of China(No.61472267)
- DOI：10.3788/YJYXS20153006.1052
  CLC： TN967.2
- Received：18 March 2015，
  
  Revised：11 June 2015，
  
  Published：05 December 2015
- 稿件说明：
移动端阅览
王军, 王磊, 张福弟等. 基于FPGA的高精度守时方法研究[J]. 液晶与显示, 2015,30(6): 1052-1056

WANG Jun, WANG Lei, ZHANG Fu-di etc. Method for high accuracy time keeping based on FPGA[J]. , 2015,30(6): 1052-1056
王军, 王磊, 张福弟等. 基于FPGA的高精度守时方法研究[J]. 液晶与显示, 2015,30(6): 1052-1056 DOI： 10.3788/YJYXS20153006.1052.

WANG Jun, WANG Lei, ZHANG Fu-di etc. Method for high accuracy time keeping based on FPGA[J]. , 2015,30(6): 1052-1056 DOI： 10.3788/YJYXS20153006.1052.

摘要

提出一种基于现场可编程门阵列(FPGA)的高精度守时方法

以统计学为基准

结合高精度恒温晶振和北斗/GPS双模接收器产生同步标准秒脉冲信号。当授时系统导航卫星失连

系统根据存储晶振脉冲数计算出均值和方差

动态设置系统晶振脉冲计数器阈值从而模拟产生高精度秒脉冲信号

消除晶振累积误差。实验结果表明

1 h内授时系统守时误差小于250 ns

可满足授时系统在电力、靶场等系统中的守时要求。

Abstract

Based on Field-Programmable Gate Array (FPGA)

a high precision time keeping technology is proposed. Combined with high precision constant temperature crystals and BD/GPS dual-mode synchronous

standard second pulse signal is received based on statistics. If navigation satellite loses the connection

FPGA will set the pounding threshold of crystal pulse according to average value and variance to simulate producing highly precision second pulse so that cumulative error can be eliminated. Experimental results show that timing system error is less than punctual 250 ns in one hour which fully meets the requirements of time keeping of the timing system in the power systems

range systems and other systems.

关键词

Keywords

references

罗卫兵,胡健生.基于STM32+ucGUI的北斗导航定位系统设计[J].液晶与显示, 2014,29(2):195-201. Luo W B, Hu J S. Design of Beidou navigation system based on STM32&ucGUI[J]. Chinese Journal of Liquid Crystals and Display, 2014, 29(2):195-201. (in Chinese)

杨永标,杨晓渝,周捷.利用FPGA实现GPS失步下精确守时[J].电力自动化设备, 2007,27(7):109-112. Yang Y B, Yang X Y, Zhou J. Realize accurate timing with FPGA during GPS synch failure[J]. Electric Power Automation Equipment, 2007, 27(7):109-112. (in Chinese)

张学明,张振娅,戴明,等.机载-设备IRIG-B(AC)码的滤波及其数字相位补偿[J].光学精密工程, 2009,17(1):213-219. Zhang X M, Zhang Z Y, Dai M, et al. Filtering and digital phase compensation of IRIG-B(AC) code in airborne equipment[J]. Optics and Precision Engineering, 2009, 17(1):213-219. (in Chinese)

魏丰,朱广伟,王瑞清,等.一种GPS校准的数字式高精度守时钟[J].仪器仪表学报, 2011,32(4):920-926. Wei F, Zhu G W, Wang R Q, et al. GPS disciplined precise digital timekeeping clock[J]. Chinese Journal of Scientific Instrument, 2011, 32(4):920-926. (in Chinese)

赵东艳,原义栋,石磊,等.用于智能电网建设的北斗/GPS高精度授时方案关键技术[J].电网技术, 2013,37(9):2621-2625. Zhao D Y, Yuan Y D, Shi L, et al. Key Technology in Beidou/GPS high-precision time service scheme for smart grid construction[J]. Power System Technology, 2013, 37(9):2621-2625. (in Chinese)

梁军,冉建华.基于单片机的秒脉冲误差测量系统设计[J].舰船电子工程,2010,30(4):178-180. Liang J, Ran J H. A design of a MCU based measure system for the error of 1PPS[J]. Ship Electronic Engineering, 2010, 30(4):178-180. (in Chinese)

张鹏,杜彬彬,任勇峰.基于FPGA的超声数据采集装置的设计与实现[J].电子器件, 2014,37(1):81-84. Zhang P, Du B B, Ren Y F. Design and implement of ultrasound data acquisition device based on FPGA[J]. Chinese Journal of Electron Devices, 2014, 37(1):81-84. (in Chinese)

何斌. FPGA的EDA设计方法[J].光学精密工程,1995,3(6):113-116. He B. EDA design method for FPGA[J]. Optics and Precision Engineering, 1995, 3(6):113-116. (in Chinese)

王剑.基于FPGA的高速多路同步数据采集系统[J].科技视界, 2013(27):42-43. Wang J. High-speed multi-channel synchronous data acquisition system based on FPGA[J]. Science & Technology Vision, 2013(27):42-43. (in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Adaptive night scene enhancement system design and implementation based on FPGA

Related Author

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

LIU Shiyu

ZHAO Xiadong

WEN Pan

Related Institution

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰