FPGA-based TFT LCD timing controller design

CHEN Jian-jun; JIN Qiang-ning; ZHANG Peng; LIU Kai-li

doi:10.3788/YJYXS20153004.0647

您当前的位置：

首页 >

文章列表页 >

FPGA-based TFT LCD timing controller design

Driving & Controlling | 更新时间：2020-08-12

- FPGA-based TFT LCD timing controller design
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 4, Pages: 647-654(2015)
- 作者机构：
  
  1. 国家平板显示工程技术研究中心,江苏南京,210016
  2. 中国电子科技集团公司第五十五研究所,江苏南京,210016
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20153004.0647
  CLC： TN141
- Received：06 December 2014，
  
  Revised：21 January 2015，
  
  Published Online：30 January 2015，
  
  Published：05 August 2015
- 稿件说明：
移动端阅览
陈建军, 金强宁, 章鹏, 刘凯丽. 基于FPGA的TFT液晶显示时序控制器设计[J]. 液晶与显示, 2015,30(4): 647-654

CHEN Jian-jun, JIN Qiang-ning, ZHANG Peng, LIU Kai-li. FPGA-based TFT LCD timing controller design[J]. , 2015,30(4): 647-654
陈建军, 金强宁, 章鹏, 刘凯丽. 基于FPGA的TFT液晶显示时序控制器设计[J]. 液晶与显示, 2015,30(4): 647-654 DOI： 10.3788/YJYXS20153004.0647.

CHEN Jian-jun, JIN Qiang-ning, ZHANG Peng, LIU Kai-li. FPGA-based TFT LCD timing controller design[J]. , 2015,30(4): 647-654 DOI： 10.3788/YJYXS20153004.0647.

摘要

针对某些仅绑定栅源驱动芯片而没有时序控制电路的液晶显示面板

设计了一款基于FPGA的 SOPC嵌入式系统的时序控制器。它利用FPGA的逻辑电路实现LVDS视频信号的解码、灰阶扩展、RSDS信号编码、显示控制时序转换等功能

并通过FPGA中Nios II软核的串行口设置参数

编程GAMMA及VCOM电压

参数具有掉电保护功能。时序控制器中还增加了BIT检测电路

可实时査询电路运行状态。该时序控制器电路集成度高、功耗低

结构简单

适合特殊应用

具有较高使用价值。

Abstract

A FPGA-based SOPC embedded system timing controller is designed for some LCD panel driver chips which only bonding with source and gate circuits.It uses FPGA logic circuits to implement the functions such as LVDS video signal decoding

grayscale expansion

RSDS signal encoding

and control timing conversion display.Through the serial port setup parameters in FPGA soft-core Nios II

GAMMA and VCOM voltage can be programmed.Those parameters have power-down protection.The timing controller also adds BIT detection circuit which check the operation status in real-time.This high integration

low power consumption

simple structure timing controller circuit is suitable for special applications with high use value.

关键词

Keywords

references

NLT Technologies,Ltd.NL10276HC20-39 Preliminary Data Sheet[CD].USA:NEC,2012.[2] 金强宁,洪乙又,李慧芝,等. 基于mini-LVDS技术的TFT-LCD彩色液晶显示屏的驱动研究及应用 [J]. 光电子技术, 2009,29(3):196-200. Jin Q N,Hong Y Y,Li H Z, et al. The application and study of Color TFT-LCD panel driver based on mini-LVDS technology [J].Optoelectronic Technology,2009,29(3):196-200.(in Chinese)[3] 刘杰,程松华,张永栋,等. 基于Mini-LVDS 技术的TFT-LCD 时序控制器的设计 [J]. 液晶与显示, 2014,29(2):238-244. Liu J,Cheng S H,Zhang Y D,et al. Design of TFT-LCD timing controller based on mini-LVDS technology [J].Chinese Journal of Liquid Crystals and Displays,2014, 29(2): 238-244.(in Chinese)[4] 戴亚翔.TFT LCD面板的驱动与设计 [M].北京:清华大学出版社,2008:42. Dai Yaxiang.Design and Operation of TFT LCD Panel[M].Beijing: Tsinghua University Press,2008:42.(in Chinese)[5] 杨军,张伟平,赵嘎,等.面向SOPC的FPGA设计与应用 [M].北京:科学出版社,2012. Yang J,Zhang W P,Zhao G,et al. FPGA Design and Application for the SOPC[M].Beijing: Science Press, 2012.(in Chinese)[6] 宋跃,卢俊平,雷瑞庭,等. 基于Nios II 的液晶屏控制器SOPC设计 [J]. 液晶与显示, 2014,29(1):48-54. Song Y,LU J P,Lei R T,et al. SOPC design on LCD controller based on Nios II [J].Chinese Journal of Liquid Crystals and Displays,2014, 29(1): 48-54.(in Chinese)[7] 刘东华.Altera系列FPGA芯片IP核详解 [M].北京:电子工业出版社,2014:344-365. Liu D H.Altera IP core series FPGA Chip Comments[M].Beijing: Electronic Industry Press,2014: 344-365.(in Chinese)[8] VESA. TV Panels Standard[S].USA: VESA, 2006.[9] JEIDA. JEIDA-59-1999 Digital Interface Standards for Monitor[S].Japan: JEIDA, 1999.[10] 陈建军,周旭,张小芸. 感应灰阶的产生技术及其在液晶显示器上的应用 [J]. 光电子技术, 2013,33(2):113-114. Chen J J,Zhou X,Zhang X Y.An algorithm of spatial grey-scale and application for liquid crystal display [J].Optoelectronic Technology,2013,33(2):113-114.(in Chinese)[11] Limb J O.Design of dither waveforms for quantized visual signals [J].Bell System Technical Journal, 1969, 48:2555-2582.[12] Floyd R W,Inberg L S.An Adaptive Algorithm for spatial grey scale[C].Proceedings of the SID, Los Angeles, 1976, 17(2):75-77.[13] Robin S H.Process for producing shaded colored images using dithering techniques:USA, 5757347[P].1998-05-26.[14] Texas Instrument Incorperated.Programmable Gamma_voltage generor and Vcom calibrator with integrated two-bank memory[CD].USA:TI,2011.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

High Frame Rate Digital Image Acquisition and Display System Based on SOPC

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Related Author

WANG Ming-hao

WANG Zhi

WU Xiao-Xia

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

Related Institution

Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰