Design of camera link output encoding based on FPGA

LIU Biao; WANG Jian-li; LV Yao-wen; CAO Jing-tai

doi:10.3788/YJYXS20153002.0269

您当前的位置：

首页 >

文章列表页 >

Design of camera link output encoding based on FPGA

Driving & Controlling | 更新时间：2020-08-12

- Design of camera link output encoding based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 2, Pages: 269-274(2015)
- 作者机构：
  
  1. 中国科学院大学北京,中国,100049
  2. 中国科学院长春光学精密机械与物理研究所,吉林长春,130033
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20153002.0269
  CLC： TP391
- Received：15 July 2014，
  
  Revised：31 July 2014，
  
  Published：05 April 2015
- 稿件说明：
移动端阅览
刘彪, 王建立, 吕耀文, 曹景太. 基于FPGA的CameraLink输出编码设计[J]. 液晶与显示, 2015,30(2): 269-274

LIU Biao, WANG Jian-li, LV Yao-wen, CAO Jing-tai. Design of camera link output encoding based on FPGA[J]. , 2015,30(2): 269-274
刘彪, 王建立, 吕耀文, 曹景太. 基于FPGA的CameraLink输出编码设计[J]. 液晶与显示, 2015,30(2): 269-274 DOI： 10.3788/YJYXS20153002.0269.

LIU Biao, WANG Jian-li, LV Yao-wen, CAO Jing-tai. Design of camera link output encoding based on FPGA[J]. , 2015,30(2): 269-274 DOI： 10.3788/YJYXS20153002.0269.

摘要

为了Camera Link摄像机的小型化和集成化

设计并实现了基于FPGA的Camera Link接口的编码输出功能。输出编码分为3个步骤:首先

完成图像像素数据到Camera Link PORT的映射;其次

根据DS90CR287的数据编码要求对PORT数据和同步时钟信号进行编码;最后

通过FIFO和并串转换功能模块完成图像数据和时钟编码信号的LVDS信号输出。使用ModelSim软件

对像素时钟为40 MHz的BASE模式进行了仿真

同时在实物实验中

完成了像素时钟为40 MHz的FULL模式的实验

通过以上两方面实验验证了设计的Camera Link输出编码方案的正确性和可行性。提出的编码方案稳定可靠

可以应用于不同模式下的Camera Link编码输出

具有很高的灵活性和应用价值。

Abstract

In order to miniaturize and integrate Camera Link camera

an output-encoding function based on Camera Link interface was designed and implemented. The implementation is divided into three steps: firstly

mapping image pixel data to the Camera Link PORT; secondly

encoding the PORT data and synchronous clock signal according to the data coding requirements of DS90CR287; finally

completing the LVDS output which contains the image data and clock signal through FIFO and parallel-to-serial conversion module. The BASE model that the pixel clock is 40 MHz was emulated using ModelSim

at the same time

the FULL model that the pixel clock is 40 MHz was experimented. The experimental results demonstrate the correctness and feasibility of the Camera Link output encoding scheme. The proposed coding scheme is stable and reliable

it can be used in different modes

with high flexibility and practicability.

关键词

Keywords

references

刘仲宇,张涛,李嘉全,等.超小型无人机相机系统关键技术研究 [J]. 光电工程,2013,40(4):80-85. Liu Z Y, Zhang T, Li J Q, et al. Key Technology of camera system for ultra-small UAV [J]. Opto-Electronic Engineering, 2013, 40(4):80-85.(in Chinese)[2] 辛光泽,侯宏录,李飞,等.基于Camera Link接口的高速视频图像采集系统 [J]. 国外电子测量技术,2014,33(3):85-88. Xin G Z, Hou H L, Li F, et al. Image collection system based on Camera Link interface [J].Foreign Electronic Measurement Technology, 2014, 33(3):85-88. (in Chinese)[3] 黄德天,刘雪超,吴志勇,等.基于Camera Link的高速图像采集处理系统设计 [J]. 吉林大学学报:工学版,2013,43(Sup):309-312. Huang D T, Liu X C, Wu Z Y, et al. Design of high-speed image acquisition and processing system based on cameralink [J]. Journal of Jilin University:Engineering and Technology Edition, 2013, 43(Sup): 309-312. (in Chinese)[4] LVDS Owner's Manual [M]. 4th Ed. Texas Instruments, 2008:59-75.[5] 魏明. 基于CameraLink接口的CMOS数字相机技术研究[D]. 长春:长春理工大学,2005:8-17. Wei M. Research on CMOS digital camera based on camera link interface [D].Changchun: Changchun University of Science and Technology, 2005:8-17.(in Chinese)[6] Specification of the Camera Link Interface Standard for Digital Cameras and Frame Grabbers[S].[7] 张宇,杨世洪.基于CMOS图像传感器的高帧频相机的设计 [J].EIC,2011,18(4):41-44. Zhang Y, Yang S H. Design of high-frame camera based on CMOS image sensor [J]. EIC, 2011, 18(4):41-44.(in Chinese)[8] 沈鸽,王美娇,嵇晓强. 基于CameraLink的视频图像采集与传输系统 [J]. 微计算机信息,2011,27(8):99-100. Shne G, Wang M J, Ji X Q. The system of video image collection and transmission based On CameraLink [J]. Microcomputer Information, 2011, 27(8): 99-100.(inChinese)[9] 李飞,刘晶红,李刚,等.基于FPGA的数字摄像机输出视频DVI显示 [J]. 激光与红外,2011,41(11):1258-1262. Li F, Liu J H, Li G, et al. Displaying digital camera video on DVI monitor based on FPGA [J]. LASER & INFRARED, 2011,41(11): 1258-1262.(in Chinese)[10] 李勇,刘文怡. 一种高速图像数据采集存储系统设计 [J]. 计算机测量与控制,2013,21(2):535-539. Li Y, Liu W Y. Design of high-speed image and data storage system [J].Computer Measurement & Control, 2013, 21(2):535-539.(in Chinese)[11] DS90CR287/DS90CR288A +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-85 MHZ [R].[12] Virtex-4 FPGA User Guide[R].Xilinx,UG070(V2.6),2008:386-399.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Camera link to HD-SDI interface converting system using FPGA

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Related Author

CHEN Dong-cheng

ZHU Ming

HAO Zhi-cheng

LIU Jian

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

Related Institution

Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences, Changchun 130033, China

University of Chinese Academy of Sciences, Beijing 100049, China

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰