Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses

ZHANG Meng; XIA Zhi-he; ZHOU Wei; CHEN Rong-sheng; WONG Man; KWOK Hoi-sing

doi:10.3788/YJYXS20153002.0187

您当前的位置：

首页 >

文章列表页 >

Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses

Invited Paper | 更新时间：2020-08-12

- Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 2, Pages: 187-193(2015)
- 作者机构：
  
  香港科技大学先进显示与光电子技术国家重点实验室,香港,中国,999077
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20153002.0187
  CLC： TN141
- Received：27 August 2014，
  
  Revised：18 September 2014，
  
  Published：05 April 2015
- 稿件说明：
移动端阅览
张猛, 夏之荷, 周玮, 陈荣盛, 王文, 郭海成. 搭桥晶粒多晶硅薄膜晶体管直流电应力下的退化行为与退化机制研究[J]. 液晶与显示, 2015,30(2): 187-193

ZHANG Meng, XIA Zhi-he, ZHOU Wei, CHEN Rong-sheng, WONG Man, KWOK Hoi-sing. Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses[J]. , 2015,30(2): 187-193
张猛, 夏之荷, 周玮, 陈荣盛, 王文, 郭海成. 搭桥晶粒多晶硅薄膜晶体管直流电应力下的退化行为与退化机制研究[J]. 液晶与显示, 2015,30(2): 187-193 DOI： 10.3788/YJYXS20153002.0187.

ZHANG Meng, XIA Zhi-he, ZHOU Wei, CHEN Rong-sheng, WONG Man, KWOK Hoi-sing. Degradation behaviors and degradation mechanisms of bridged-rain polycrystalline silicon thin film transistors under DC bias stresses[J]. , 2015,30(2): 187-193 DOI： 10.3788/YJYXS20153002.0187.

摘要

研究了搭桥晶粒(BG)多晶硅薄膜晶体管(TFT)在直流电应力下的退化行为和退化机制。与普通多晶硅TFT相比

BG多晶硅TFT展现出更好的直流应力可靠性。主要体现在BG多晶硅TFT拥有更好的直流负偏压温度不稳定性(NBTI)可靠性

更好的直流自加热(SH)可靠性

更好的直流热载流子(HC)可靠性。有源沟道区的BG结构是上述直流应力可靠性提高的主要原因。更好的NBTI的可靠性主要源于沟道内的硼氢键的形成;更好的SH可靠性主要源于在沟道长度方向上更快的焦耳热扩散率;更好的HC可靠性主要源于漏端横向电场(

)的减弱。所有的测试结果都表明

这种高性能高可靠性的BG多晶硅TFT在片上系统中具有很大的应用前景。

Abstract

Degradation behaviors and degradation mechanisms of bridged-grain (BG) polycrystalline silicon thin film transistors (TFTs) under DC bias stresses are studied and investigated. Compared to normal poly-Si TFTs

BG poly-Si TFTs exhibits better negative bias temperature instability (NBTI)

better self-heating (SH) reliability and better hot carrier (HC) reliability. All these DC reliability improvements come from BG lines inside the active channel. By selectively doping the active channel in BG poly-Si TFTs

boron-hydrogen bonds formation at oxide/channel interface and grain boundaries

Joule heat diffusion enhancement at channel length direction and lateral electric field reduction at the drain side are respectively responsible for the improved NBTI reliability

SH reliability and HC reliability. All test results indicate that such high performance and high reliable BG poly-Si TFTs have great potential in system-on-panel applications.

关键词

Keywords

references

Zhang M, Wang M, Wang H, et al. Degradation of metal-induced laterally crystallized n-type polycrystalline silicon thin-film transistors under synchronized voltage stress [J]. IEEE Trans. Electron Devices, 2009, 56 (11): 2726-2732.[2] Zhang M, Wang M, Lu X, et al. Analysis of degradation mechanisms in low-temperature polycrystalline silicon thin-film transistors under dynamic drain stress [J]. IEEE Trans. Electron Devices, 2012, 59 (6): 1730-1737.[3] Pan T M, Chan C L, Wu T W. High performance CF4 plasma-treated polysilicon TFTs using a high-k PrTiO3 gate dielectric [J]. Electrochem. Solid-State Lett., 2009, 12(8): G44-G46.[4] Zhang M, Zhou W, Chen R, et al. A simple method to grow thermal SiO2 interlayer for high-performance SPC poly-Si TFTs using Al2O3 gate dielectric [J]. IEEE Electron Device Lett., 2014, 35(5): 548-550.[5] Xu M, Wang M, Zhang D, et al. Hydrogenation effects on the hot-carrier endurance of metal induced laterally crystallized n-type polycrystalline silicon thin film transistors [J]. Jpn. J. Appl. Phys., 2008, 47(5R): 3403-3407.[6] Wang M, Meng Z, Wong M. The effects of high temperature annealing on metal-induced laterally crystallized polycrystalline silicon [J]. IEEE Trans. Electron Devices, 2000, 47(11): 2061-2067.[7] Chen H J, Jhang J R, Huang C J, et al. Poly-Si TFTs with three-dimensional finlike channels fabricated using nanoimprint technology [J]. IEEE Electron Device Lett., 2011, 32(2): 155-157.[8] Zhou W, Meng Z, Zhao S, et al. Bridged-grain solid-phase-crystallized polycrystalline-silicon thin-film transistors [J]. IEEE Electron Device Lett., 2012, 33 (10): 1414-1416.[9] Zhao S, Meng Z, Zhou W, et al. Bridged-grain polycrystalline silicon thin-film transistors [J]. IEEE Trans. Electron Devices, 2013, 60(6): 1965-1970.[10] Zhang M, Zhou W, Chen R, et al. High-performance polycrystalline silicon thin-film transistors integrating sputtered aluminum-oxide gate dielectric with bridged-grain active channel [J]. Semicond. Sci. Technol., 2013, 28 (11): 115003.[11] Zhou W, Zhao S Y, Chen R S, et al. Study of the characteristics of solid phase crystallized bridged-grain poly-Si TFTs [J]. IEEE Trans. Electron Devices, 2014, 61(5): 1410-1416.[12] Chen C Y, Lee J W, Wang S D, et al. Negative bias temperature instability in low-temperature polycrystalline silicon thin-film transistors [J]. IEEE Trans. Electron Devices, 2006, 53(12): 2993-3000.[13] Hu C, Wang M, Zhang B, et al. Negative bias temperature instability dominated degradation of metal-induced laterally crystallized p-type polycrystalline silicon thin-film transistors [J]. IEEE Trans. Electron Devices, 2009, 56(4): 587-594.[14] Zang M, Zhou W, Chen R, et al. Water-enhanced negative bias temperature instability in p-type low temperature polycrystalline silicon thin film transistors [J]. Microelectron. Reliab., 2014, 54(1): 30-32.[15] Hashimoto S, Uraoka Y, Fuyuki T, et al. Suppression of self-heating in low-temperature polycrystalline silicon thin-film transistors [J]. Jpn. J. Appl. Phys, 2007, 46(4R): 1387.[16] Wang H, Wang M, Yang Z, et al. Stress power dependent self-heating degradation of metal-induced laterally crystallized n-Type polycrystalline silicon thin-film transistors [J]. IEEE Trans. Electron Devices, 2007, 54(12): 3276-3284.[17] Mariucci L, Gaucci P, Valletta A, et al. Edge effects in self-heating-related instabilities in p-channel polycrystalline-silicon thin-film transistors [J]. IEEE Electron Device Lett., 2011, 32(12): 1707-1709.[18] Xue M, Wang M, Zhu Z, et al. Degradation behaviors of metal-induced laterally crystallized n-type polycrystalline silicon thin-film transistors under DC bias stresses [J]. IEEE Trans. Electron Devices, 2007, 54(2): 225-232.[19] Tai Y H, Huang S C, Chen P T, et al. Generalized hot-carrier degradation and its mechanism in poly-si TFTs under DC/AC operations [J]. IEEE Trans. Device Mater. Reliab., 2011, 11(1): 194-200.[20] Uraoka Y, Hatayama T, Fuyuki T, et al. Hot carrier effects in low-temperature polysilicon thin-film transistors [J]. Jpn. J. Appl. Phys., 2001, 40(4S): 2833.[21] Pankove J I, Zanzucchi P J, Magee C W, et al. Hydrogen localization near boron in silicon [J]. Appl. Phys. Lett., 1985, 46(4): 421-423.[22] Sas M, Annen A, Jacob W. Hydrogen bonding in plasma-deposited amorphous hydrogenated boron films [J]. Appl. Phys., 1997, 82(4): 1905-1908.[23] Speight J G. Lange's Handbook of Chemistry [M]. McGraw-Hill New York, 2005.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Degradation behavior and degradation mechanism of bridged-grain polycrystalline silicon thin film transistors under AC gate bias stress

Bridged-Grain Polycrystalline Silicon Thin-Film Transistors

Influence of ambient humidity on the stability of negative bias illumination for amorphous indium gallium zinc oxide thin film transistors

Amorphous InGaZnO Thin Film Transistors with Different Transparent Electrodes

Related Author

Zhi-he XIA

Wei ZHOU

Rong-sheng CHEN

Man WONG

Hoi-Sing KWOK

Meng ZHANG

CHEN Rong-sheng

CHOW Thomas

Related Institution

State Key Laboratory on Advanced Displays and Optoelectronics Technologies, The Hong Kong University of Science and Technology

Center for Display Research, Hong Kong University of Science and Technology, Hong Kong, China

Sinodisplay Technology Co., Ltd, Foshan 528225, China

Department of Electronic Engineering, Shanghai Jiao Tong University

Department of Electronic Engineering and National Engineering Lab for TFT-LCD Materials and Technologies, Shanghai Jiao Tong University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰