Design and implementation of LCD controller with special requirement

LIU Liang

doi:10.3788/YJYXS20153001.0109

您当前的位置：

首页 >

文章列表页 >

Design and implementation of LCD controller with special requirement

Driving & Controlling | 更新时间：2020-08-12

- Design and implementation of LCD controller with special requirement
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 1, Pages: 109-113(2015)
- 作者机构：
  
  南京国电南自城乡电网自动化工程有限公司,江苏南京,210032
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20153001.0109
  CLC： TP23;TM774
- Received：20 May 2014，
  
  Revised：25 June 2014，
  
  Published：05 February 2015
- 稿件说明：
移动端阅览
刘亮. 特定需求液晶显示控制器的设计实现[J]. 液晶与显示, 2015,30(1): 109-113

LIU Liang. Design and implementation of LCD controller with special requirement[J]. , 2015,30(1): 109-113
刘亮. 特定需求液晶显示控制器的设计实现[J]. 液晶与显示, 2015,30(1): 109-113 DOI： 10.3788/YJYXS20153001.0109.

LIU Liang. Design and implementation of LCD controller with special requirement[J]. , 2015,30(1): 109-113 DOI： 10.3788/YJYXS20153001.0109.

摘要

为消除芯片供货受限对装置生产造成的影响

基于FPGA开发了兼容原软件驱动的LCD控制器

搭配主流的SDRAM显存芯片

对装置的相关硬件电路进行升级.所述LCD控制器采用模块化设计

系统分为主机端接口、显存控制器、仲裁器、寄存器、异步FIFO等多个功能子模块

子模块使用有限状态机方法建模

以Verilog语言编程实现

通过参数化配置

能够在保持原软件系统不变的情况下

灵活支持不同分辨率的显示模式

有效满足应用的多样化需求.开发的LCD控制器在样本电路上进行了实测

运行稳定

图像清晰

视觉效果良好.实践证明

LCD控制器的设计具有良好的可配置性、可复用性和可移植性

可以作为类似问题的有效解决方案.

Abstract

To eliminate the impact of chip supply constraint to equipment manufacture

an LCD controller compatible with the original driver is developed based on FPGA

which collaborates with mainstream memory chip of SDRAM

and updates the corresponding hardware circuit of the equipment. The LCD controller employs modularized design

and the system is split into many sub functional blocks such as host interface

memory controller

arbiter

registers

asynchronous FIFO and so on. The sub blocks are modeled with the finite state machine method and programmed with Verilog. Via parameterized configuration

the LCD controller can flexibly support display modes of different resolutions and can effectively meet the requirement of application diversity in the case of keeping original software system untouched. The LCD controller has been tested on demo circuit

and the result shows a stable running

clear image and good visual effect. The practice has proved that the design of the LCD controller is of good configurability

reusability and portability

and can act as an effective solution to similar issues.

关键词

Keywords

references

爱普生(中国)有限公司.S1D13505/13506外接EDO DRAM说明[EB/OL]. [2014-03-12].http://www.epson.com.cn/ed/lcdc/q_a.html. EPSON China, Limited. The explanation of the external EDO DRAM for S1D13505/13506 [EB/OL].[2014-03-12].http://www.epson.com.cn/ed/lcdc/q_a.html.(in Chinese)[2] 王鸣浩,吴小霞. 基于FPGA的通用液晶显示控制器的设计和实现[J]. 液晶与显示, 2012,27(1):87-92. Wang M H, Wu X X. Design and realization of general LCD controller based on FPGA [J].Chinese Journal of Liquid Crystals and Displays,2012, 27(1): 87-92. (in Chinese)[3] 王海力. 中国FPGA产业如何在市场上占有一席之地[J]. 世界电子元器件, 2012(9):72-73. Wang H L. How to have a place in the market for Chinese FPGA industry [J].Global Electronics China,2012(9):72-73. (in Chinese)[4] 唐徐立,黄君凯,刘明峰,等. 基于FPGA的TFT-LCD控制器设计与实现[J]. 半导体技术, 2010,35(11):1134-1137. Tang X L, Huang J K, Liu M F, et al.Design and REalization of the TFT-LCD CONTROLLER Based on FPGA [J].Semiconductor Technology,2010, 35(11):1134-1137. (in Chinese)[5] Lattice Semiconductor. SDR SDRAM controller-reference design RD1010 [EB/OL]. [2014-04-08].http://www.latticesemi.com/~/media/Documents/ReferenceDesigns/1D/AdvancedSDRSDRAMController-DesignDocumentation.PDF.[6] 汪东,马剑武,陈书明. 基于Gray码的异步FIFO接口计数及其应用[J]. 计算机工程与科学, 2005,27(1):58-60. Wang D, Ma J W, Chen S M.The interface technology of asynchronous FIFOs based on gray code and its application [J].Computer Engineering and Science,2005, 27(1):58-60. (in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Adaptive night scene enhancement system design and implementation based on FPGA

Related Author

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

LIU Shiyu

ZHAO Xiadong

WEN Pan

Related Institution

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰