Design of industrial digital camera system based on FPGA

TANG Wei; LIU Hui-zhong; LIAN Yu-yang; WANG Zhen; PEI Zhi-yong

doi:10.3788/YJYXS20153001.0103

您当前的位置：

首页 >

文章列表页 >

Design of industrial digital camera system based on FPGA

Driving & Controlling | 更新时间：2020-08-12

- Design of industrial digital camera system based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 30, Issue 1, Pages: 103-108(2015)
- 作者机构：
  
  1. 陕西科技大学电气与信息工程学院, 陕西西安 710021
  2. 陕西科技大学轻工与能源学院, 陕西西安 710021
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20153001.0103
  CLC： TP394.1;TH691.9
- Received：21 May 2014，
  
  Revised：14 July 2014，
  
  Published：05 February 2015
- 稿件说明：
移动端阅览
汤伟, 刘慧忠, 连钰洋, 王震, 裴之勇. 基于FPGA的工业数字摄像机系统的设计[J]. 液晶与显示, 2015,30(1): 103-108

TANG Wei, LIU Hui-zhong, LIAN Yu-yang, WANG Zhen, PEI Zhi-yong. Design of industrial digital camera system based on FPGA[J]. , 2015,30(1): 103-108
汤伟, 刘慧忠, 连钰洋, 王震, 裴之勇. 基于FPGA的工业数字摄像机系统的设计[J]. 液晶与显示, 2015,30(1): 103-108 DOI： 10.3788/YJYXS20153001.0103.

TANG Wei, LIU Hui-zhong, LIAN Yu-yang, WANG Zhen, PEI Zhi-yong. Design of industrial digital camera system based on FPGA[J]. , 2015,30(1): 103-108 DOI： 10.3788/YJYXS20153001.0103.

摘要

针对传统工业数字摄像机的灵活性差、实时性差等缺点

设计了一种基于FPGA的工业数字摄像机系统.将工业数字摄像机与FPGA结合起来

利用FPGA通过I

C总线接口控制器控制图像传感器采集图像数据

然后将Bayer格式图像转化为RGB格式图像

通过调用Altera IP核DDRII SDRAM controller with ALTMEMPHY和FIFO存储器设计了DDR2 SDRAM的接口

将图像数据缓存到DDR2存储器中

最后通过SPI总线接口在液晶屏上显示图像

可达到53帧/s图像的速度.系统代码共需约5 000个逻辑单元

3 704个寄存器

117个引脚.将设计代码下载到系统芯片中后

系统可以清晰显示所拍到的画面.设计结果表明

基于FPGA的工业数字摄像机设计灵活

易于移植

可实现高速图像采集和传输.

Abstract

A type of industrial digital camera system based on FPGA is designed because that the traditional one is inflexible and bad real-time. It combines the industrial digital camera and FPGA. The image sensor which acquire the image data is controlled by FPGA through the I

C bus interface. FPGA transforms the Bayer image into RGB image and then stores the image data to DDR2 SDRAM whose interface are designed through Altera IP core-DDRII SDRAM controller with ALTMEMPHY. The image is shown on LCD screen through the SPI bus interface finally. And it can capture 53 frames per second. The system needs about 5 000 logic elements

3 704 registers and 117 pins. After the code is downloaded to the system chip

the system can clearly display the captured screen. The result shows that the industrial digital camera system based on FPGA has the advantages of flexible design

easy to replant and the ability of high-speed image capture and transmission.

关键词

Keywords

references

樊博,王延杰,孙宏海,等. FPGA实现高速实时多端口图像处理系统的研究[J]. 液晶与显示, 2012, 28(4):620-625. Fan B, Wang Y J, Sun H H, et al.High speed real-time multiport image processing system realized on FPGA [J].Chinese Journal of Liquid Crystals and Displays,2012, 28(4):620-625. (in Chinese)[2] 刘波文,张军,何用. FPGA嵌入式项目开发 [M].北京:北京航空航天大学出版社,2012:117-331. Liu B W, Zhang J, He Y, et al.FPGA Embedded Project Development [M].Beijing: Beihang University Press,2012:117-331. (in Chinese)[3] 刘延飞,郭锁利,王晓戎,等.基于Altera FPGA/CPLD的电子系统设计及工程实践 [M].北京:人民邮电出版社,2009:252-288. Liu Y F, Guo S L, Wang X R, et al.Electronic System Design and Engineering Practice Based on Altera FPGA/CPLD [M].Beijing: Posts & Telecom Press,2009:252-288. (in Chinese)[4] 朱奕丹,方怡冰. 基于FPGA的图像采集与VGA显示系统[J]. 计算机应用, 2011,31(5):1258-1261. Zhu Y D, Fang Y B. Image acquisition and VGA display system based on FPGA [J].Journal of Computer Applications,2011, 31(5):1258-1261.(in Chinese)[5] 左事君,刘新朝,何巧珍,等. 基于FPGA的高清视频采集与显示系统设计[J]. 电子技术应用, 2011, 37(06):56-58. Zuo S J, Liu X C, He Q Z, et al.Design of high definition video acquisition and display system based on FPGA [J].Application of Electronic Technique,2011, 37(06):56-58.(in Chinese)[6] 郭永彩,苏渝维,高潮. 基于FPGA的红外图像实时采集系统设计与实现[J]. 仪器仪表学报, 2011, 32(3):514-519. Guo Y C, Su Y W, Gao C. Design and implementation of real-time infrared image collection system based on FPGA [J].Chinese Journal of Scientific Instrument,2011, 32(3):514-519. (in Chinese)[7] 郑佳,李永亮,李娜. 基于FPGA的DDR控制器的实现[J]. 无线电工程, 2007,37(10):23-25. Zheng J, Li Y L, Li N. Implementation of DDR controller based on FPGA [J].Radio Engineering,2007, 37(10):23-25. (in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of Video Processor with Auto-Focusing

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Related Author

ZHANG Bo

ZHANG Gang

CHENG Yong-qiang

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

Related Institution

College of Information Engineering, Taiyuan University of Technology

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰