Design of dual-channel EnDat 2.2 interface for the encoder based on FPGA

SUN Da-hai; AI Hua

doi:10.3788/YJYXS20142905.0745

您当前的位置：

首页 >

文章列表页 >

Design of dual-channel EnDat 2.2 interface for the encoder based on FPGA

Table of contents | 更新时间：2020-08-12

- Design of dual-channel EnDat 2.2 interface for the encoder based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 29, Issue 5, Pages: 745-750(2014)
- 作者机构：
  
  1. 中国科学院长春光学精密机械与物理研究所,吉林长春,中国,130033
  2. 中国科学院大学北京,中国,100049
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20142905.0745
  CLC： TP394.1;TH691.9
- Received：04 July 2013，
  
  Revised：05 March 2014，
  
  Published Online：29 August 2013，
  
  Published：05 October 2014
- 稿件说明：
移动端阅览
孙大海, 艾华. 基于FPGA双路EnDat2.2编码器的接口设计[J]. 液晶与显示, 2014,29(5): 745-750

SUN Da-hai, AI Hua. Design of dual-channel EnDat 2.2 interface for the encoder based on FPGA[J]. , 2014,29(5): 745-750
孙大海, 艾华. 基于FPGA双路EnDat2.2编码器的接口设计[J]. 液晶与显示, 2014,29(5): 745-750 DOI： 10.3788/YJYXS20142905.0745.

SUN Da-hai, AI Hua. Design of dual-channel EnDat 2.2 interface for the encoder based on FPGA[J]. , 2014,29(5): 745-750 DOI： 10.3788/YJYXS20142905.0745.

摘要

在数控系统中EnDat2.2接口协议因其高速率、高智能和高可靠性而得到广泛应用。针对数控系统对EnDat2.2协议的接口系统的需要和替代厂家昂贵接口板卡，分析了Endat2.2通信协议，采用FPGA开发了双路独立EnDat2.2译码模块，并集成了CRC校验功能，设计了双路绝对式编码器的数据传输电路，并在LC181光栅尺上进行了应用和测试。测试结果显示该电路可以快速准确地传输数据，证明了该接口电路的可行性。

Abstract

In the numerical control system

EnDat2.2 interface protocol is widely used because of its high-speed

high intelligence and high reliability. In order to meet the numerical control system's needs for embedded systems of EnDat2.2 protocol and replace manufacturers' expensive interface board

Endat2.2 communication protocols was analyzed

and the dual independent EnDat2.2 decoding module including the CRC checksum based on FPGA was developed. Finally

dual-channel data transmission circuit of absolute encoder was designed. The circuit was applied and tested on the linear encoder LC181. By experiments

it turns out that the circuit can transmit data quickly and accurately

and it proves the feasibility of the interface circuit.

关键词

Keywords

references

刘琳,陈建平. 通过ENDAT接口获取绝对编码器位置[J]. 微电机, 2009,42(12):77-79. Liu L,Chen J P. Access absolute encoder position values via ENDAT interface based on DSP[J].Micromotors Servo Technique,2009,42(12): 77-79.(in Chinese)[2] 左洋,龙科慧,乔克,等. 航天编码器调试系统显示功能设计[J]. 液晶与显示, 2012,27(6):795-799. Zuo Y, Long K H, Qiao K,et al.The design of display of debugging system of space encoder[J].Chinese Journal of Liquid Crystals and Displays,2012,27(6):795-799. (in Chinese)[3] 彭雨. 基于FPGA的绝对式光电编码器通信接口研究[D]. 武汉:华中科技大学, 2008. Peng Y. Research about absolute optical encoder communication interface based on FPGA[D]. Wuhan: Huazhong University of Science and Technology, 2008.(in Chinese)[4] EnDat2.2-bidirectional interface for position encoders[R].Dr.Johannes Heidenhain GmbH,2008.[5] EnDat2.2-Softmacro For Master Component[R].MAZeT GmbH,2008.[6] 熊文彬,蒋泉,曲建军,等. 基于FPGA实现的视频显示系统[J]. 液晶与显示, 2011,26(1):92-95. Xiong W B, Jiang Q, Qu J J,et al.Realization of the video display system based on FPGA[J].Chinese Journal of Liquid Crystals and Displays,2011,26(1):92-95..(in Chinese)[7] 谢礼忠. EnDat接口编码器数据采集设计方案[J]. 金属加工(冷加工), 2009(2):59-60. Xie L Z. Design of data collection about EnDat interface encoder[J].Machinist Metal Cutting,2009(2):59-60.(in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research and realization of BiSS-C protocol encoder interface based on FPGA

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Related Author

WANG Xi-yuan

CHENG Rong

ZHU Yu

SUN Xian

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

Related Institution

Department of Mechanical Engineering, Tsinghua University

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰