IR camera sequence construction design based on FPGA

HAN Hong-xia; SUN Hang; CAO Li-hua

doi:10.3788/YJYXS20142903.0370

您当前的位置：

首页 >

文章列表页 >

IR camera sequence construction design based on FPGA

更新时间：2020-08-12

- IR camera sequence construction design based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 29, Issue 3, Pages: 370-376(2014)
- 作者机构：
  
  中国科学院长春光学精密机械与物理研究所,吉林长春,中国,130033
- 作者简介：
- 基金信息：
- DOI：10.3788/YJYXS20142903.0370
  CLC：
- Received：23 February 2013，
  
  Revised：29 August 2013，
  
  Published Online：09 September 2013，
  
  Published：25 April 2014
- 稿件说明：
移动端阅览
韩红霞, 孙航, 曹立华. 基于FPGA的红外相机时序构造设计[J]. 液晶与显示, 2014,29(3): 370-376

HAN Hong-xia, SUN Hang, CAO Li-hua. IR camera sequence construction design based on FPGA[J]. , 2014,29(3): 370-376
韩红霞, 孙航, 曹立华. 基于FPGA的红外相机时序构造设计[J]. 液晶与显示, 2014,29(3): 370-376 DOI： 10.3788/YJYXS20142903.0370.

HAN Hong-xia, SUN Hang, CAO Li-hua. IR camera sequence construction design based on FPGA[J]. , 2014,29(3): 370-376 DOI： 10.3788/YJYXS20142903.0370.

摘要

为节省光电跟踪测量设备中红外相机的使用次数和时间，以延长设备的使用年限，设计了基于FPGA的红外相机时序构造系统，产生与相机时序一致的输出信号，在项目调试时代替红外相机为图像处理等后续系统提供数据源。设计采用FPGA编程和SignaTap工具相结合的方法测量项目所用红外相机的真实时序，并形成详细的时序记录文件，在此基础上采用Verilog语言编程，形成与相机时序一致的输出信号，其中包括时钟信号CCDCLK、场同步信号FVAL、行同步信号LVAL及数据有效信号DVAL，相机数据CCDDATA采用渐变数代替。试验中，产生帧频为50 Hz，像素时钟为40 MHz，靶面尺寸为640512的相机输出信号，提供给图像传输、图像处理等后续系统作为数据源。实验证明：产生的构造时序信号与相机时序一致，在调试试验中应用状况良好，在项目调试时可以代替红外相机，很大程度地节省了红外相机的开机时间，为项目节约了开发成本，具有较强的工程实践意义。

Abstract

To save the use time of the IR camera in the Optic-Electronic tracking and measure equipment

the IR camera sequence construction system based on FPGA has been designed. The system can generate the simulated output signal of the IR camera

supplying the data source for the continuous image processing system when the equipment debug is done. In the system design

the FPGA programming and SignalTap tool was combined to measure the true sequence of the practical IR camera

and the detailed record file was generated. Based on the sequence file

the verilog language was used to program and the construction signal was output

which includes the clock signal CCDCLK

frame signal FVAL

row signal LVAL and data valid signal DVAL

the camera data CCDDATA was applied with the incremental number. In the experiment

the camera simulated signal was generated

the FVAL signal was 50 Hz

the CCDCLK signal was 40 MHz

and the image size was 640512

the constructed data was supplied to the continuous system as the data source. The experiment proved that the constructed sequence signal was totally coherent with the practical IR camera

and the system ran well in the equipment debug period

the sequence constructed board could replace the camera when debugging. The IR camera sequence construction design makes the use time of the IR camera be saved

and item cost be economized. So the system design bears practical engineer meaning.

关键词

Keywords

references

熊文彬,蒋泉,曲建军,等. 基于FPGA实现的视频显示系统[J]. 液晶与显示, 2011,26(1):92-95. Xiong W B, Jiang Q, Qu J J,et al.Video display system based on FPGA [J].Chinese Journal of Liquid Crystals and Displays, 2011,26(1):92-95.(in Chinese)[2] 孙航,冯强,韩红霞. 基于FPGA的红外序列图像动态压缩显示[J]. 液晶与显示, 2011,26(8):551-554. Sun H, Feng Q, Han H X. Infrared sequence image dynamic compression display based on FPGA [J].Chinese Journal of Liquid Crystals and Displays,2011,26(8):551-554. (in Chinese)[3] 宋振丰,李岩,于洋. 数字图像注入式红外目标捕获跟踪训练仿真[J]. 中国光学与应用光学, 2010,13(2):194-200. Song Z F, Li Y, Yu Y. Simulation for IR capturing and tracking train based on digital image injection [J].Chinese Journal of Optics and Applied Optics,2010,13(2):194-200. (in Chinese)[4] 李满良,吴钦章. 光电经纬仪CCD曝光中心测量系统的设计[J]. 光学精密工程, 2013,21(5):1304-1310. Li M L, Wu Q Z. CCD exposure center measuring system for photoelectric theodolite [J].Opics and Precision Engineering,2013,21(5):1304-1310. (in Chinese)[5] 许文海,吴厚德. 超高分辨率CCD成像系统的设计[J]. 光学精密工程, 2012,20(7):1603-1610. Xu W H, Wu H D. Design of ultra-high resolution CCD imaging systems [J].Opics and Precision Engineering,2012,20(7): 1603-1610. (in Chinese)[6] 冉峰,杨辉,黄舒平. 面阵CCD彩色视频图像实时采集系统的设计[J]. 光学精密工程, 2010,18(1):273-280. Ran F, Yang H, Huang S P. Design of real-time color video capture system for area array CCD [J].Opics and Precision Engineering,2010,18(1):273-280. (in Chinese)[7] Levine P A, Saucer D J, Shallcross F V. High frame rata multi-port CCD Image and camera [J].SPIE,1992,1952:257-267.[8] LIX Z,YU Z Y,SHANG F. Multifunction image target generator [J].Experimental Technology and Management,2002,19(4):36-37.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Adaptive night scene enhancement system design and implementation based on FPGA

Related Author

JI Haolin

XU Wei

PIAO Yongjie

WU Xiaobin

GAO Tan

LIU Shiyu

ZHAO Xiadong

WEN Pan

Related Institution

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

Key Laboratory of Space-based Dynamic & Rapid Optical Imaging Technology， Chinese Academy of Sciences

School of Microelectronics， Shanghai University

Key Laboratory of Advanced Display and System Applications of Ministry of Education， Shanghai University

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰