A image scaling and timing control scheme based on active matrix organic light emitting display(AMOLED) with RGB640480 resolution(VGA) is proposed in this letter. To achieve a high quality image and fewer hardware resources
the edge-based algorithm was adopted in horizontal interpolation and bilinear algorithm in vertical interpolation; Without off-chip memory
the time for writing panel was extended by 'horizontal black time which stems from image scaling down. Experiments based on FPGA effectively demonstrate that the scheme can realize the dynamic video display on VGA AMOLED with 64 gray scales.
关键词
Keywords
references
Chan K Y,Bunte E, Stiebig H, et al. High mobility microcrystalline silicon thin-film transistors [J]. Chin. J. Electron Devices,2008,31(1):109-114.[2] 林媛.图像缩放算法研究及其FPGA实现 .厦门:厦门大学硕士学位论文,2006.[3] 胡小龙,冯彬. 基于FPGA的高分辨实时监控图像缩放设计 [J]. 液晶与显示, 2009, 24 (6):882-884.[4] 孙红进.FPGA实现的视频图像缩放显示 [J]. 液晶与显示, 2010,25(1):130-133.[5] 刘政林,肖建平,邹雪城,等.基于边缘的实时图像缩放算法研究 [J]. 中国图象图形学报, 2008,13(2):225-229.[6] Han J K,Back S U. Parametric cubic convolution scaler for enlargemnt and reduction of image[J]. Consumer Electronics, IEEE Transactions on Consumer Electronics, 2000,46(2):247-256.[7] Beauchamp M J, Hauck S, Underwood K D, et al. Architectural modifications to enhance the floating-point performance of FPGAs [J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008,16(2):177-185.[8] 尹盛,刘卫忠,刘陈,等.有机电致发光器件的驱动技术 [J]. 液晶与显示, 2003, 18(2):106-111.[9] 沈亮,尹盛,张繁,等. 12.7 cm彩色AM-OLED显示器分场驱动研究 [J]. 光电子激光, 2006,17(10):1173-1176.[10] 乔庐峰. Verilog HDL 数字系统设计与验证 [M].北京:电子工业出版社,2009:139-140.