ZOU Dong-yue, LIU De-jun, LIU Jia-xuan, et al. Design of multi-resolution SDI transmission system based on FPGA[J]. Chinese journal of liquid crystals and displays, 2022, 37(11): 1459-1466.
DOI:
ZOU Dong-yue, LIU De-jun, LIU Jia-xuan, et al. Design of multi-resolution SDI transmission system based on FPGA[J]. Chinese journal of liquid crystals and displays, 2022, 37(11): 1459-1466. DOI: 10.37188/CJLCD.2022-0119.
Design of multi-resolution SDI transmission system based on FPGA
In order to realize SDI transmission of any resolution video source, a multi-resolution adaptive SDI transmission system with programmable logic device (FPGA) as the core processor is designed. The video resolution detection, multi-resolution processing and other related methods involved in the system are deeply studied. Firstly, on the premise of realizing a 4K (3 840×2 160P@60) transmission system, a 4K video SDI transmission system is realized by using the SQD-square division method. Then, a resolution detection module is added to realize the multi-resolution video adaptive receiving function. Then, a pixel filling module and a cropping module are designed so that the videos with a resolution lower than 1 920×1 080P@60 can be unified into a resolution of 1 920×1 080P@60 and transmitted on the SDI interface. It has been verified by experiments that the system can realize adaptive transmission of videos of various resolutions. Video source types include but are not limited to 4K (3 840×2 160P@60), 1 920×1 080P@60, 1 360×768P@60, 1 280×720P@60, 1 024×768P@60 and other resolutions so that the 4K SDI transmission system has better compatibility, breaking through the limitation that the SDI interface can only transmit limited resolution video.
CHEN D C , ZHU M , HAO Z C , et al . Camera link to HD-SDI interface converting system using FPGA [J]. Chinese Journal of Liquid Crystals and Displays , 2014 , 29 ( 6 ): 1065 - 1070 . (in Chinese) . doi: 10.3788/yjyxs20142906.1065 http://dx.doi.org/10.3788/yjyxs20142906.1065
LIANG G L , HE D L , ZHANG L , et al . HD-SDI transmission and display system from camera link full interface data [J]. Chinese Journal of Liquid Crystals and Displays , 2016 , 31 ( 4 ): 421 - 428 . (in Chinese) . doi: 10.3788/yjyxs20163104.0421 http://dx.doi.org/10.3788/yjyxs20163104.0421
YAN F , SONG Z S , LIU Y P , et al . Design of 4K bare-eye stereoscopic display system [J]. Chinese Journal of Liquid Crystals and Displays , 2019 , 34 ( 9 ): 862 - 870 . (in Chinese) . doi: 10.3788/yjyxs20193409.0862 http://dx.doi.org/10.3788/yjyxs20193409.0862
SMPTE . 425 3 Gb/s singal/data serial interface-source image format mapping [S]. SMPTE, 2008 .
VESA . Proposed VESA and industry standards and guidelines for computer display monitor timing (DMT) version 1.0, revision 12p, draft 3 [S]. VESA, 2008 .
ZHANG Y K , CHEN P , MENG X S , et al . Design of video image acquisition and SDI display in large field of view [J]. Infrared and Laser Engineering , 2021 , 50 ( S2 ): 181 - 187 . (in Chinese)
LIANG G L , HE X , WEI Z H . Real-time image enhancement display system based on SDI interface [J]. Modern Electronics Technique , 2013 , 36 ( 10 ): 98 - 101 . (in Chinese) . doi: 10.3969/j.issn.1004-373X.2013.10.030 http://dx.doi.org/10.3969/j.issn.1004-373X.2013.10.030
ZHOU J Y , ZHANG J J , LI Z X . Design of a seamless video switching system based on FPGA [J]. Electronic Measurement Technology , 2020 , 43 ( 15 ): 112 - 118 . (in Chinese)
SMPTE . SMPTE ST 425-5-2015 image format and ancillary data mapping for the quad link 3 Gb/s serial interface [S]. SMPTE, 2015 . doi: 10.5594/smpte.st425-5.2015 http://dx.doi.org/10.5594/smpte.st425-5.2015
WANG W C , TU H Y , WANG W M , et al . SDI video image segmentation system based on Zynq [J]. Computer Engineering and Science , 2021 , 43 ( 10 ): 1796 - 1802 . (in Chinese) . doi: 10.3969/j.issn.1007-130X.2021.10.012 http://dx.doi.org/10.3969/j.issn.1007-130X.2021.10.012
Adaptive night scene enhancement system design and implementation based on FPGA
Image dehazing based on triangle loop dichotomy algorithm
Steganography based on edge detection and minimum error replacement
Design of embedded gigabit ethernet system for transmission of HD video
Related Author
GAO Qian
LIU Jia-xuan
ZOU Dong-yue
Xin QIAO
Yi WAN
Hong-dan GUO
LIU Jiu-wen
PAN Feng
Related Institution
Beijing Fuli Tianchuang Technology Co., Ltd
School of Information Science and Engineering, Lanzhou University
Institute of Information and Communication Engineering, School of Information Science and Engineering, Lanzhou University
Department of Electronic Information Engineering, Yongcheng Vocational College, Yongcheng
Key Laboratory of Network and Information Security Under the Chinese Armed Police Force, Electronic Department Engineering College of Armed Police Force