- About Journal
- Articles Online
- For Authors
- For Referees
- 个人中心
- 退出登录
浏览全部资源
扫码关注微信
- About Journal
- Overview
- Editorial Board
- Database Index
- Metrics
- Articles Online
- Online First
- Current Issue
- Archive
- Special Issue
- Virtual Issue
- Recommend
- Download Ranking
- View Ranking
- Cited Ranking
- For Authors
- Guide for Authors
- Data Sharing
- Templates for Authors
- Manusript Process
- Ethics for Authors
- For Referees
- Guide for Referees
- Review Process
- Ethics for Referees
Heterogeneous verification framework of IP core for image processing algorithm
- Chinese Journal of Liquid Crystals and Displays Vol. 36, Issue 7, Pages: 1042-1050(2021)
- 作者机构：
1.西安科技大学机械工程学院, 陕西 西安 710054
2.陕西科技控股集团有限责任公司, 陕西 西安 710000
3.西安西微智能科技有限公司, 陕西 西安 710000
- 作者简介：
- 基金信息：Supported by Intelligent Inspection System of Robot Based on Wireless Power Supply Technology(2016KTZDGY4-05)
DOI：10.37188/CJLCD.2020-0322
CLC： TP391;TN492Received：30 November 2020，
Revised：16 December 2020，
Published：2021-07
- 稿件说明：
移动端阅览
Lu ZHAO, Jian-ping WEN, Wei MO, et al. Heterogeneous verification framework of IP core for image processing algorithm[J]. Chinese journal of liquid crystals and displays, 2021, 36(7): 1042-1050.
Lu ZHAO, Jian-ping WEN, Wei MO, et al. Heterogeneous verification framework of IP core for image processing algorithm[J]. Chinese journal of liquid crystals and displays, 2021, 36(7): 1042-1050. DOI： 10.37188/CJLCD.2020-0322.
摘要
图像处理算法IP核的验证是SoC和FPGA在机器视觉领域应用的关键。为了提高验证时效性，本文基于ARM+FPGA异构平台，联合上位机软件，针对图像处理算法IP核设计了一种兼具泛用型、实时性和敏捷性的验证框架。验证框架通过ARM处理器与上位机建立千兆以太网通信，实现测试激励和测试响应的实时传输，使用FPGA以兼容多类型不同分辨率的图像为目的构建数据总线，配置总线和处理模块，并结合部分重配置实现待验证算法IP核的快速迭代。实验结果表明：验证框架对于以8，16，24 bit位深度图像为处理对象和结果的算法IP核具有可重用性，待验证IP核的部署速度相对全局重配置提高了25倍。与现有的FPGA验证技术相比，具有更好的可重用性，更短的验证周期，并且测试激励更具有针对性，待验证IP核的部署更加敏捷快速。
Abstract
The verification of IP core of image processing algorithm is the key of SoC and FPGA application in the field of machine vision. In order to shorten the verification cycle
based on ARM+FPGA heterogeneous platform and combined with software on PC
a verification framework with universal application
real-time performance and agility is designed for IP core of image processing algorithm. The verification framework establishes gigabit ethernet communication with PC through ARM to realize real-time input of test image and video
uses FPGA to build data bus and configuration bus for the purpose of compatibility with multi-type images
and combines partial reconfiguration to realize fast iteration of IP core of the algorithm to be verified. The validation framework is reusable for the algorithm IP core with 8
16
and 24 bit depth images as processing objects and results
and the deployment speed of the IP cores to be verified is 25 times faster than global reconfiguration. Compared with the existing FPGA verification technology
it has better reusability
shorter verification cycle
more targeted test stimulus
and faster deployment of IP cores to be verified
关键词
Keywords
references
R C GONZALEZ , R E WOODS . Digital Image Processing , 3rd ed : New York Pearson , 2007 .
严 飞 , 陆 宝毅 , 刘 银萍 , 等 . 实时视频流缩放系统设计 . 液晶与显示 , 2019 . 34 ( 11 ): 1124 - 1130 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193411.1124&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193411.1124&graphicAbstract=0 .
F YAN , B Y LU , Y P LIU , 等 . Design of real-time video stream scaling system . Chinese Journal of Liquid Crystals and Displays , 2019 . 34 ( 11 ): 1124 - 1130 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193411.1124&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193411.1124&graphicAbstract=0 .
潘 晓英 , 李 晨晨 , 王 昊 , 等 . 基于HLS的色彩插值算法硬件设计与实现 . 液晶与显示 , 2020 . 35 ( 6 ): 595 - 603 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203506.0595&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203506.0595&graphicAbstract=0 .
X Y PAN , C C LI , H WANG , 等 . Hardware acceleration design and implementation of color interpolation algorithm based on HLS . Chinese Journal of Liquid Crystals and Displays , 2020 . 35 ( 6 ): 595 - 603 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203506.0595&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203506.0595&graphicAbstract=0 .
W CHEN , S RAY , J BHADRA , 等 . Challenges and trends in modern SoC design verification . IEEE Design & Test , 2017 . 34 ( 5 ): 7 - 22 . http://ieeexplore.ieee.org/document/8000621 http://ieeexplore.ieee.org/document/8000621 .
FOSTER H D. Trends in functional verification: a 2014 industry study[C]// Proceedings of the 52 nd ACM/EDAC/IEEE Design Automation Conference . San Francisco, CA, USA: IEEE, 2015: 1-6.
SALAH K. A UVM-based smart functional verification platform: concepts, pros, cons, and opportunities[C]//2014 9 th International Design and Test Symposium . Algeries, Algeria: IEEE, 2014: 94-99.
STOTLAND I, SHPAGILEV D, STARIKOVSKAYA N. UVM based approaches to functional verification of communication controllers of microprocessor systems[C]//2016 IEEE East-west Design & Test Symposium . Yerevan, Armenia: IEEE, 2016: 1-4.
F Q ZHOU , Y CAO , X M WANG . Fast and resource-efficient hardware implementation of modified line segment detector . IEEE Transactions on Circuits and Systems for Video Technology , 2018 . 28 ( 11 ): 3262 - 3273 . DOI: 10.1109/TCSVT.2017.2746753 http://doi.org/10.1109/TCSVT.2017.2746753 .
张 灏 , 王 素珍 , 郑 宇 , 等 . 一种组合GAUSS-filter、SOBEL、NMS、OTSU 4种算法的图像边缘检测的FPGA实现 . 液晶与显示 , 2020 . 35 ( 3 ): 250 - 261 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203503.0250&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203503.0250&graphicAbstract=0 .
H ZHANG , S Z WANG , Y ZHENG , 等 . FPGA implementation of image edge detection based on four algorithms of GAUSS-filter, SOBEL, NMS and OTSU . Chinese Journal of Liquid Crystals and Displays , 2020 . 35 ( 3 ): 250 - 261 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203503.0250&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203503.0250&graphicAbstract=0 .
刘 小强 , 袁 国顺 , 乔 树山 . FPGA硬核处理器系统加速数字电路功能验证的方法 . 电子与信息学报 , 2019 . 41 ( 5 ): 1251 - 1256 . https://www.cnki.com.cn/Article/CJFDTOTAL-DZYX201905033.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DZYX201905033.htm .
X Q LIU , G S YUAN , S S QIAO . Accelerating functional verification for digital circuit with FPGA hard processor system . Journal of Electronics & Information Technology , 2019 . 41 ( 5 ): 1251 - 1256 . https://www.cnki.com.cn/Article/CJFDTOTAL-DZYX201905033.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DZYX201905033.htm .
路禹. 基于软硬件协同仿真的IP核验证平台的设计[D]. 哈尔滨: 哈尔滨工业大学, 2015.
LU Y. Design of hardware-software co-simulation based verification platform based on IP-core[D]. Harbin: Harbin Institute of Technology, 2015. (in Chinese)
J CABA , F RINCÓN , J DONDO , 等 . Testing framework for on-board verification of HLS modules using grey-box technique and FPGA overlays . Integration , 2019 . 68 129 - 138 . DOI: 10.1016/j.vlsi.2019.06.011 http://doi.org/10.1016/j.vlsi.2019.06.011 .
MAHDI A S, ARCHONTA C, TZIMAS G, et al . A SoC-ZYNQ-based SW-HW co-simulation and verification method[C]//2019 Panhellenic Conference on Electronics & Telecommunications . Volos, Greece: IEEE, 2019: 1-6.
A JAIN , R GUPTA . Unified and modular modeling and functional verification framework of real-time image signal processors . VLSI Design , 2016 . 2016 7283471 http://dl.acm.org/doi/10.1155/2016/7283471 http://dl.acm.org/doi/10.1155/2016/7283471 .
XILINX . Vivado Design Suite User Guide: Partial Reconfiguration (UG909) , : USA XILINX Corporation , 2018 .
K VIPIN , S A FAHMY . FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications . ACM Computing Surveys , 2018 . 51 ( 4 ): 72 .
LUO H B, GAI X Q, CHANG Z, et al . A real-time multi-scale 2D Gaussian filter based on FPGA[C]// Proceedings of SPIE 9301, International Symposium on Optoelectronic Technology and Application 2014: Image Processing and Pattern Recognition . Beijing, China: SPIE, 2014: 930104.
牟 新刚 , 周 晓 , 郑 晓亮 . 基于FPGA的数字图像处理原理及应用 , : 北京 电子工业出版社 , 2017 .
X G MOU , X ZHOU , X L ZHENG . Principle and Application of Digital Image Processing Based on FPGA , : Beijing Publishing House of Electronics Industry , 2017 .
M RABOZZI , G C DURELLI , A MIELE , 等 . Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2017 . 25 ( 1 ): 151 - 164 . DOI: 10.1109/TVLSI.2016.2562361 http://doi.org/10.1109/TVLSI.2016.2562361 .
0
Views
247
下载量
1
CSCD
- L-PDFDownload
- Meta-XMLDownload
- BibTeXDownload
- EndnoteDownload
- RefMan Download
- NoteExpressDownload
- NoteFirstDownload
Publicity Resources
Related Articles
Related Author
Related Institution
AI问答- Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
- Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
- Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17
京公网安备11010802024621 - It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
- Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
