Multi-working mode refresh imaging system

Bo LI; Da YU; Jin-guo LIU; De-zhu KONG; Gui MEI; Jia-yu CHEN; Ying ZHAO

doi:10.37188/CJLCD.2020-0180

您当前的位置：

首页 >

文章列表页 >

Multi-working mode refresh imaging system

Image Processing | 更新时间：2021-07-13

- Multi-working mode refresh imaging system
- Chinese Journal of Liquid Crystals and Displays Vol. 36, Issue 7, Pages: 1035-1041(2021)
- 作者机构：
  
  中国科学院长春光学精密机械与物理研究所, 吉林长春 130033
- 作者简介：
- 基金信息：
  
  Science and Technology Planning Project of JilinProvince, China
- DOI：10.37188/CJLCD.2020-0180
  CLC： TN386.5;P231
- Received：10 July 2020，
  
  Revised：09 September 2020，
  
  Published：2021-07
- 稿件说明：
移动端阅览
Bo LI, Da YU, Jin-guo LIU, et al. Multi-working mode refresh imaging system[J]. Chinese journal of liquid crystals and displays, 2021, 36(7): 1035-1041.
DOI：

Bo LI, Da YU, Jin-guo LIU, et al. Multi-working mode refresh imaging system[J]. Chinese journal of liquid crystals and displays, 2021, 36(7): 1035-1041. DOI： 10.37188/CJLCD.2020-0180.

摘要

为克服在轨单粒子翻转并实现灵活可靠的多工作模式，设计了基于Xilinx现场可编程逻辑器件和上海复旦微刷新芯片的刷新成像系统。使用单组菊花链结构的串行总线进行5组刷新成像单元串口控制，FPGA将接收到的数据内部转换后再对刷新芯片配置或重注。通过刷新使能信号控制刷新芯片是否加电，同时决定FPGA以主并工作方式从PROM加载还是从并方式在刷新芯片的控制下加载。通过控制电平设置，实现加载数据源的选择。在各供电电源完毕后，使用外部的复位信号对刷新芯片进行复位，满足刷新芯片复位后立即启动配置的时序要求。实验结果表明，以波特率625 kbit/s菊花链方式，传输单包204 byte的数据仅需0.377 6 ms，远低于刷新串口所需的2.01 ms，可以进行多组的分时工作。采用少量单端控制信号结合菊花链串行总线的刷新成像系统，多种工作模式稳定可靠，具备设计灵活性和在轨可维护性。

Abstract

In order to overcome the on-orbit single-event flip and realize flexible and reliable multiple working modes

a refresh imaging system based on Xilinx field programmable logic devices and refresh chip of Fudan Microelectronics group company limited is designed. Using a single set of daisy chain structure serial bus to control the serial port of 5 sets of refresh imaging unit

FPGA internally converts the received data and then configures or refills the refresh chip. The refresh enable signal is used to control whether the refresh chip is powered on

and at the same time decides whether the FPGA is loaded from PROM in the master and parallel mode or loaded under the control of the refresh chip in the parallel mode. Through the control level setting

the selection of the loading data source is realized. After each power supply is completed

the external reset signal is used to refresh the chip reset

meets the timing requirements of refreshing the chip to start configuration immediately after reset. The experimental results show that the transmission time of a single packet of 204 byte data is only 0.377 6 ms with the baud rate of 625 kbit/s in daisy chain mode

which is much lower than the 2.01 ms required to refresh the serial port

and multiple groups of time-sharing work can be performed. The refresh imaging system using a small number of single-ended control signals combined with a daisy chain serial bus has a variety of working modes that are stable and reliable

with design flexibility and on-track maintainability.

关键词

Keywords

references

白金成 . 基于FPGA的多路Cameralink数字图像光纤传输系统 . 液晶与显示 , 2019 . 34 ( 8 ): 787 - 792 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193408.0787&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193408.0787&graphicAbstract=0 .

J C BAI . Optical fiber transmission for multi-channel Cameralink digital image based on FPGA . Chinese Journal of Liquid Crystals and Displays , 2019 . 34 ( 8 ): 787 - 792 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193408.0787&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20193408.0787&graphicAbstract=0 .

曹慧 , 程宏斌 , 汪洋 , 等 . FPGA多重配置在LED显示控制系统中的应用 . 液晶与显示 , 2020 . 35 ( 5 ): 456 - 463 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203505.0456&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203505.0456&graphicAbstract=0 .

H CAO , H B CHENG , Y WANG , 等 . Application of FPGA multiboot in LED display control system . Chinese Journal of Liquid Crystals and Displays , 2020 . 35 ( 5 ): 456 - 463 . http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203505.0456&graphicAbstract=0 http://cjlcd.lightpublishing.cn/thesisDetails#10.3788/YJYXS20203505.0456&graphicAbstract=0 .

王佳丽. 基于空间成像应用的SRAM型FPGA抗单粒子翻转技术研究[D]. 西安: 中国科学院大学(中国科学院西安光学精密机械研究所), 2018.

WANG J L. Research on single event upset mitigation techniques for SRAM-based FPGA in space imaging system[D]. Xi'an: Xi'an Institute of Optics and Precision Mechanics, Chinese Academy of Sciences, 2018. (in Chinese)

郑丹 , 胡胜旺 , 封亮 , 等 . SRAM型FPGA SEU缓解与验证技术分析 . 信息技术与网络安全 , 2019 . 38 ( 9 ): 1 - 4, 13 . https://www.cnki.com.cn/Article/CJFDTOTAL-WXJY201909001.htm https://www.cnki.com.cn/Article/CJFDTOTAL-WXJY201909001.htm .

D ZHENG , S W HU , L FENG , 等 . Analysis of SRAM-based FPGA SEU mitigation and verification technology . Information Technology and Network Security , 2019 . 38 ( 9 ): 1 - 4, 13 . https://www.cnki.com.cn/Article/CJFDTOTAL-WXJY201909001.htm https://www.cnki.com.cn/Article/CJFDTOTAL-WXJY201909001.htm .

何小飞 , 章慧彬 , 徐玉婷 , 等 . 基于FPGA芯片的抗单粒子翻转的动态刷新技术研究 . 电子与封装 , 2019 . 19 ( 12 ): 51 - 54 . https://www.cnki.com.cn/Article/CJFDTOTAL-DYFZ201912011.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DYFZ201912011.htm .

X F HE , H B ZHANG , Y T XU , 等 . Dynamic scrubbing research on correcting single-event upsets in FPGA chip . Electronics and Packaging , 2019 . 19 ( 12 ): 51 - 54 . https://www.cnki.com.cn/Article/CJFDTOTAL-DYFZ201912011.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DYFZ201912011.htm .

齐刘宇 , 刘国栋 , 赵正阳 . 一种SRAM型FPGA单粒子效应加固平台设计 . 电子技术应用 , 2019 . 45 ( 5 ): 78 - 80, 88 . https://www.cnki.com.cn/Article/CJFDTOTAL-DZJY201905020.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DZJY201905020.htm .

L Y QI , G D LIU , Z Y ZHAO . A platform design of single event effect mitigation for SRAM-based FPGA . Application of Electronic Technique , 2019 . 45 ( 5 ): 78 - 80, 88 . https://www.cnki.com.cn/Article/CJFDTOTAL-DZJY201905020.htm https://www.cnki.com.cn/Article/CJFDTOTAL-DZJY201905020.htm .

郝亚男 , 高欣 , 许仕龙 . SRAM型FPGA的SEU容错技术研究 . 中国集成电路 , 2015 . 24 ( 10 ): 31 - 36 . DOI: 10.3969/j.issn.1681-5289.2015.10.006 http://doi.org/10.3969/j.issn.1681-5289.2015.10.006 .

Y N HAO , X GAO , S L XU . Study on the SEU-tolerant techniques for SRAM-based FPGAs . China Integrated Circuit , 2015 . 24 ( 10 ): 31 - 36 . DOI: 10.3969/j.issn.1681-5289.2015.10.006 http://doi.org/10.3969/j.issn.1681-5289.2015.10.006 .

斯涛 , 景乃锋 , 贺光辉 . SRAM型FPGA多频度刷新器实现 . 微电子学与计算机 , 2019 . 36 ( 6 ): 1 - 4 . https://www.cnki.com.cn/Article/CJFDTOTAL-WXYJ201906001.htm https://www.cnki.com.cn/Article/CJFDTOTAL-WXYJ201906001.htm .

T SI , N F JING , G H HE . Implementation of multi-frequency scrubber on SRAM-based FPGA . Microelectronics & Computer , 2019 . 36 ( 6 ): 1 - 4 . https://www.cnki.com.cn/Article/CJFDTOTAL-WXYJ201906001.htm https://www.cnki.com.cn/Article/CJFDTOTAL-WXYJ201906001.htm .

周凯 , 聂晓慧 , 施蕾 , 等 . SRAM型FPGA空间应用的可靠性设计方法 . 南通大学学报(自然科学版) , 2016 . 15 ( 3 ): 25 - 32, 40 . https://www.cnki.com.cn/Article/CJFDTOTAL-NGZK201603005.htm https://www.cnki.com.cn/Article/CJFDTOTAL-NGZK201603005.htm .

K ZHOU , X H NIE , L SHI , 等 . Reliability design method for FPGA space application based on SRAM . Journal of Nantong University (Natural Science Edition) , 2016 . 15 ( 3 ): 25 - 32, 40 . https://www.cnki.com.cn/Article/CJFDTOTAL-NGZK201603005.htm https://www.cnki.com.cn/Article/CJFDTOTAL-NGZK201603005.htm .

王苏灵 , 谢永春 , 江卫 . 一种适用于空间信息处理平台的抗单粒子翻转技术研究 . 通信技术 , 2018 . 51 ( 5 ): 1228 - 1231 . DOI: 10.3969/j.issn.1002-0802.2018.05.042 http://doi.org/10.3969/j.issn.1002-0802.2018.05.042 .

S L WANG , Y C XIE , W WANG . Anti SEU technology for spatial information processing platform . Communications Technology , 2018 . 51 ( 5 ): 1228 - 1231 . DOI: 10.3969/j.issn.1002-0802.2018.05.042 http://doi.org/10.3969/j.issn.1002-0802.2018.05.042 .

薛晓良. SRAM型FPGA在辐照环境下的容错技术研究[D]. 成都: 中国科学院大学(中国科学院光电技术研究所), 2019.

XUE X L. Research on fault tolerance technology of SRAM FPGA in radiation environment[D]. Chengdu: Institute of Optics and Electronics, Chinese Academy of Sciences, 2019. (in Chinese)

HEINER J, SELLERS B, WIRTHLIN M, et al . FPGA partial reconfiguration via configuration scrubbing[C]// Proceedings of 2009 International Conference on Field Programmable Logic and Applications . Prague, Czech Republic: IEEE, 2009: 99-104.

I HERRERA-ALZU , M LÓPEZ-VALLEJO . System design framework and methodology for Xilinx Virtex FPGA configuration scrubbers . IEEE Transactions on Nuclear Science , 2014 . 61 ( 1 ): 619 - 629 . DOI: 10.1109/TNS.2013.2292816 http://doi.org/10.1109/TNS.2013.2292816 .

SARI A, PSARAKIS M. Scrubbing-based SEU mitigation approach for systems-on-programmable-chips[C]// Proceedings of 2011 International Conference on Field-Programmable Technology . New Delhi, India: IEEE, 2011: 1-8.

王栋 , 陶文泽 , 马沛 , 等 . 航天用SRAM型FPGA定时刷新控制电路应用研究 . 测控技术 , 2019 . 38 ( 11 ): 121 - 125 . https://www.cnki.com.cn/Article/CJFDTOTAL-IKJS201911026.htm https://www.cnki.com.cn/Article/CJFDTOTAL-IKJS201911026.htm .

D WANG , W Z TAO , P MA , 等 . Research on timing scrub control circuit of SRAM-based FPGA on spacecraft . Measurement & Control Technology , 2019 . 38 ( 11 ): 121 - 125 . https://www.cnki.com.cn/Article/CJFDTOTAL-IKJS201911026.htm https://www.cnki.com.cn/Article/CJFDTOTAL-IKJS201911026.htm .

上海复旦微电子集团股份有限公司. JFMRS01RH产品说明书[EB/OL]. [2020-03-06] . http://www.fmsh.com/ http://www.fmsh.com/ .

Shanghai Fudan Microelectronics Group Company Limited. JFMRS01RH data sheet[EB/OL]. [2020-03-06] . http://www.fmsh.com/ http://www.fmsh.com/ . (in Chinese)

Xilinx. Radiation-hardened, space-grade virtex-5qv family data sheet: overview[EB/OL]. [2020-04-05] . http://www.xilinx.com http://www.xilinx.com .

余达, 刘金国, 徐东, 等. 基于空间应用的在轨刷新重注成像系统: 中国, 201811338281.6[P]. 2019-03-06.

YU D, LIU J G, XU D, et al . On-orbit refresh reinjection imaging system based on space application: CN, 201811338281.6[P]. 2019-03-06. (in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

Bo LI

Da YU

Jinguo LIU

De-zhu KONG

Gui MEI

Jia-yu CHEN

Ying ZHAO

Related Institution

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences Changchun

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰