Design of bicubic convolution template algorithm based on FPGA

CHEN Zhi-jie; LING Chao-dong; WEI Teng-xiong

doi:null

您当前的位置：

首页 >

文章列表页 >

Design of bicubic convolution template algorithm based on FPGA

Driving & Controlling | 更新时间：2020-08-12

- Design of bicubic convolution template algorithm based on FPGA
- Chinese Journal of Liquid Crystals and Displays Vol. 29, Issue 1, Pages: 71-76(2014)
- 作者机构：
  
  华侨大学信息科学与工程学院,福建厦门,361008
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP301.6
- Received：27 August 2013，
  
  Revised：03 October 2013，
  
  Published：15 February 2014
- 稿件说明：
移动端阅览
陈志杰, 凌朝东, 魏腾雄. 双三次卷积模板插值算法的FPGA实现[J]. 液晶与显示, 2014,29(1): 71-76

CHEN Zhi-jie, LING Chao-dong, WEI Teng-xiong. Design of bicubic convolution template algorithm based on FPGA[J]. , 2014,29(1): 71-76
陈志杰, 凌朝东, 魏腾雄. 双三次卷积模板插值算法的FPGA实现[J]. 液晶与显示, 2014,29(1): 71-76 DOI：

CHEN Zhi-jie, LING Chao-dong, WEI Teng-xiong. Design of bicubic convolution template algorithm based on FPGA[J]. , 2014,29(1): 71-76 DOI：

摘要

为了能在硬件上实现高质量、高效果的视频图像缩放、旋转等，文章研究分析了双三次插值算法的实现，对双三次插值计算进行离散化，得到相应的计算模板，简化计算过程。提出了一种在FPGA上实现双三次卷积模板算法的方法。实验结果表明：该算法的缩放效果优于双线性插值算法，略低于双三次插值算法，但计算性能上明显高于双三次插值算法。双三次卷积模板插值算法是一种能够在有限的资源上实现较好效果的插值算法。

Abstract

In order to achieve high-quality

high-effect on the hardware video scaling

rotation

and so on

this paper analyzes the realization of bi-cubic interpolation algorithm

makes the bicubic interpolation discrete and infer templates

which make the calculation process simplify.This paper proposed a method to achieve bicubic convolution template algorithm in FPGA. Experimental results show that the algorithm is superior zoom effect bilinear interpolation algorithm

slightly lower than the bicubic interpolation algorithm

but the computational performance was significantly higher than bicubic interpolation algorithm. So bicubic convolution algorithm is a template to achieve better results in the limited resources interpolation algorithm.

关键词

Keywords

references

Xiang Z Q, Zou X C, Liu Z L.An high quality image scaling engine for large-scale LCD.ICSP2006 Procee-dings, Wuhan, China:ICSP, 2006.[2] 王增发, 孙丽娜. CFA图像实时插值在FPGA上的应用[J]. 液晶与显示, 2013, 28(4):615-619. Wang Z F, Sun L N.Application of CFA images interpolation algorithm in FPGA real-time system[J]. Chinese Journal of Liquid Crystals and Displays, 2013, 28(4):615-619.(in Chinese)[3] 孙红进. FPGA 实现的视频图像缩放显示[J]. 液晶与显示, 2010, 25(1):130-133. Sun H J.FPGA realization of video lmage zooming display[J]. Chinese Journal of Liquid Crystals and Displays, 2010, 25(1):130-133.(in Chinese)[4] 张阿珍, 刘政林, 邹雪城, 等. 基于双三次插值算法的图像缩放引擎的设计[J]. 微电子学与计算机, 2007, 24(1):49-51. ZHANG A Z, LIU Z L, ZOU X C, et al Design of image scaling engine based bicubic interpolation algorithm[J].Microelectronics & Computer, 2007, 24(1):49-51.(in Chinese)[5] 王会鹏, 周利莉, 张杰. 一种基于区域的双三次图像插值算法[J]. 计算机工程, 2010, 36(19):216-218. Wang H P, Zhou L L, Zhang J. Region-based bicubic image interpolation algorithm[J]. Computer Engineering, 2010, 36(19):216-218.(in Chinese)[6] Li Y H, Zhen J, Li J H, et al.The hardware realization of the bicubic interpolation enlargement algorithm based on FPGA[C]//Third International Symposium on Information Processing, Qingdao, China:ISIP, 2010:277-281.[7] Nuno-Maganda M A, Arias-Estrad M O.Real-time FPGA-based architecture for bicubic interpolation:An application for digital image scaling[C]//Proceedings of the 2005 International Conference on Reconfigurable Computing and FPGAs, Puebla City, Mexico:Computer Society, 2005:31-42.[8] 高成敏, 陈良, 林永和. 双三次卷积模板算法[J]. 计算机工程与应用, 2009, 45(17):151-154. Gao C M, Chen L, Lin Y H.Bicubic convolution template algorithm[J].Computer Engineering and Applications, 2009, 45(17):151-154.(in Chinese)[9] 樊博, 王延杰, 孙宏. FPGA实现高速实时多端口图像处理系统的研究[J]. 液晶与显示, 2013, 28(4):620-625. Fan B, Wang Y J, Sun H.High speed real-time multiport image algorithm in FPGA real-time system[J]. Chinese Journal of Liquid Crystals and Displays, 2013, 28(4):620-625.(in Chinese)

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of real-time video stream scaling system

Design of heterogeneous FPGA hardware accelerator based on CNN

Design and implementation of piecewise approximation bilateral filtering algorithm based on FPGA

Design of serial bus data distribution chip for LED display

Design of multi-channel real-time video processing system based on FPGA

Related Author

Fei YAN

Bao-yi LU

Yin-ping LIU

Qing-qing LIU

Wei CHEN

JI Haolin

XU Wei

PIAO Yongjie

Related Institution

Automation College, Nanjing University of Information Science<Technology

CICAEET, Nanjing University of Information Science<Technology

College of Atmospheric Physics, Nanjing University of Information Science<Technology

Changchun Institute of Optics， Fine Mechanics and Physics， Chinese Academy of Sciences

University of Chinese Academy of Sciences

AI问答

Address：No.3888 Dong Nanhu Road, Changchun, Jilin, China 130033 Postal code：130033
Tel：0431-86176059 Email：yjxs@ciomp.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 吉ICP备11002662号-17 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰