the scaler plays an important role in the flat panel display. Taking a video image scaler as researching target
a software verification platform suiting for VLSI chip design is introduced
whose testing vectors selection
testing vectors generation
results checking and architecture are explained thoroughly. Meanwhile
1 200 testing vectors are verified adopting patterns automating generation method. A hardware emulation platform based on Xilinx developing board is presented
and the verification is also finished with loading hardware description language into FPGA. A testing environment for scaler has been implemented
and tape-out results shows that the scaler works well and meets the expectations.
. Kim H C, Kwon B H, Choi M R. An image interpolator with image improvement for LCD controller[J]. IEEE Trans. on Consumer Electronics, 2001, 47(2):263-271.
. Lehmann T M, Gonner C, Spitzer K. Survey: Interpolation methods in medical image processing [J]. IEEE Trans. Med. Imag., 1999, 18(11):1049-1075.
. Asaad H, Hayes J. Design verification via simulation and automatic test pattern generation //Proceedings of 1995 IEEE/ACM International Conference on computer-aided Design, San Jose, USA:IEEE, 1995:174-180.
. Skarabot A, Ramponi G, Buriola L. FPGA architecture for a video wall image processor //Proc. SPIE Int. Symp. Electronic Imaging 2001, San Jose, California: SPIE, 2001:75-84.
. Xilinx. Virtex- II Pro FPGAs:Complete datasheet . .http://www.xilinx.com.
Design of Image Scaling Engine Based on Different Interpolation Algorithms in Rows and Columns
Related Author
CAI Ze-feng
LV Xiao-cheng
ZHENG Xue-ren
Related Institution
Department of Microelectronics, School of Electronic and Information Engineering, South China University of Technology, Guangzhou 510641,China, E-mail:kczfk@163.