DRAM saves chip area. This paper mainly introduce the design method of the built-in DRAM.The improved 3-T DRAM
saves the space and reduces the power consumption. The refresh circuit have been optimized
omitting the arbitration circuit. Combining the features of the chip
row decoder circuit and column decoder circuit are designed.Combining the simulation verification with form verification
the chip simulation is made. Meanwhile
the post-simulation is accomplished using the method of structure extraction of parasitic parameter and setting of circure path.
关键词
Keywords
references
. Chang Mutien,Huang Po-Tsang,Wei H W.A 65 nm low power 2T1D embeeded DRAM with leakage current reduction [J]. IEEE International SOC Conference,2007,26-29:207-210.
. Segawa Yuuichi. Refresh circuit for DRAM with three-transistor type memory cells:US,5812476 .1998-09-22.
. Bruce Jacob, Spencer W Ng, Wang David T. Memory Systems Cache DRAM Disk [M].US: Elsevier Inc,2008.
. Lazar P S.DRAM with total self refresh and control:US,6741515 .2004-05-25.
. Anadn D, Coivno J, Dreibelbis J. A 1.0 GHz multi-banked embedded DRAM in 65 nm CMOS featuring concurrent refresh and hierarchical BIST [J]. IEEE Custom Integrated Circuits Conference,2007,16-19:795-798.
. Karandikar A, Parhi K K. Low power SRAM design using hierarchical divided bit-line approach //International Conference on Computer Design, Austin: IEEE, 1998:82-89.
. Kaku M, Iwai H, Nagai T. An 833MHz pseudo-two-port embedded DRAM for graphics applications [J]. IEEE International Solid-State Circuits Conference,2008,(3-7):276-613.